This is an archive of the discontinued LLVM Phabricator instance.

AMDGPU: Allow coldcc calls
ClosedPublic

Authored by arsenm on Sep 11 2017, 10:40 AM.

Reviewers

rampitec

LGTM

This revision is now accepted and ready to land.Sep 11 2017, 11:19 AM

r312936

Path

Size

lib/

Target/

AMDGPU/

1 line

test/

CodeGen/

AMDGPU/

14 lines

Show First 20 Lines • Show All 865 Lines • ▼ Show 20 Lines	CCAssignFn *AMDGPUCallLowering::CCAssignFnForReturn(CallingConv::ID CC,
case CallingConv::AMDGPU_VS:		case CallingConv::AMDGPU_VS:
case CallingConv::AMDGPU_GS:		case CallingConv::AMDGPU_GS:
case CallingConv::AMDGPU_PS:		case CallingConv::AMDGPU_PS:
case CallingConv::AMDGPU_CS:		case CallingConv::AMDGPU_CS:
case CallingConv::AMDGPU_HS:		case CallingConv::AMDGPU_HS:
return RetCC_SI_Shader;		return RetCC_SI_Shader;
case CallingConv::C:		case CallingConv::C:
case CallingConv::Fast:		case CallingConv::Fast:
		case CallingConv::Cold:
return RetCC_AMDGPU_Func;		return RetCC_AMDGPU_Func;
default:		default:
report_fatal_error("Unsupported calling convention.");		report_fatal_error("Unsupported calling convention.");
}		}
}		}

/// The SelectionDAGBuilder will automatically promote function arguments		/// The SelectionDAGBuilder will automatically promote function arguments
/// with illegal types. However, this does not work for the AMDGPU targets		/// with illegal types. However, this does not work for the AMDGPU targets
▲ Show 20 Lines • Show All 3,071 Lines • Show Last 20 Lines

	Show All 37 Lines
	; SI: v_add_f32_e32 v0, 1.0, v0			; SI: v_add_f32_e32 v0, 1.0, v0

	; VI: v_add_f16_e64 v0, s0, 1.0			; VI: v_add_f16_e64 v0, s0, 1.0
	; VI: ; return			; VI: ; return
	define amdgpu_ps half @ps_ret_cc_inreg_f16(half inreg %arg0) {			define amdgpu_ps half @ps_ret_cc_inreg_f16(half inreg %arg0) {
	%add = fadd half %arg0, 1.0			%add = fadd half %arg0, 1.0
	ret half %add			ret half %add
	}			}

				; GCN-LABEL: {{^}}fastcc:
				; GCN: v_add_f32_e32 v0, 4.0, v0
				define fastcc float @fastcc(float %arg0) {
				%add = fadd float %arg0, 4.0
				ret float %add
				}

				; GCN-LABEL: {{^}}coldcc:
				; GCN: v_add_f32_e32 v0, 4.0, v0
				define coldcc float @coldcc(float %arg0) {
				%add = fadd float %arg0, 4.0
				ret float %add
				}