Mimic what x86 does when optimizing sdiv/udiv for minsize.
Diff Detail
Diff Detail
- Repository
- rL LLVM
Paths
| Differential D18507
[AArch64] Do not lower scalar sdiv/udiv to a shifts + mul sequence when optimizing for minsize ClosedPublic Authored by haicheng on Mar 27 2016, 8:22 PM.
Details
Diff Detail
Event TimelineHerald added subscribers: mcrosier, rengolin, aemerson. · View Herald TranscriptMar 27 2016, 8:22 PM This revision is now accepted and ready to land.Mar 28 2016, 2:45 AM
Revision Contents
Diff 51768 lib/Target/AArch64/AArch64ISelLowering.h
lib/Target/AArch64/AArch64ISelLowering.cpp
test/CodeGen/AArch64/div_minsize.ll
|