This is an archive of the discontinued LLVM Phabricator instance.

Differential D147515

[NFC][AArch64] Regenerate G_CTLZ Legalizer Test
ClosedPublic

Authored by lenary on Apr 4 2023, 3:46 AM.

Details

Reviewers
lenary
Commits
rGf86a5ff7062a: [NFC][AArch64] Regenerate G_CTLZ Legalizer Test

Diff Detail

Event Timeline

lenary created this revision.Apr 4 2023, 3:46 AM
Herald added a project: Restricted Project. · View Herald TranscriptApr 4 2023, 3:46 AM
Herald added a subscriber: kristof.beyls. · View Herald Transcript
lenary requested review of this revision.Apr 4 2023, 3:46 AM
Herald added a project: Restricted Project. · View Herald TranscriptApr 4 2023, 3:46 AM
Herald added a subscriber: llvm-commits. · View Herald Transcript
lenary added a child revision: D147516: [AArch64][GISel] Legalize non-power-of-two G_CTLZ.Apr 4 2023, 3:47 AM
Harbormaster completed remote builds in B223532: Diff 510737.Apr 4 2023, 5:18 AM
lenary updated this revision to Diff 511047.Apr 5 2023, 4:39 AM
Harbormaster completed remote builds in B223757: Diff 511047.Apr 5 2023, 5:36 AM
lenary accepted this revision.Apr 6 2023, 9:24 AM
lenary added a subscriber: paquette.

Self-approving because NFC test update and @paquette approved the follow-on patch (this was split from it to make that patch's changes clearer)

This revision is now accepted and ready to land.Apr 6 2023, 9:24 AM
paquette added a comment.Apr 6 2023, 9:25 AM

sounds good to me

Closed by commit rGf86a5ff7062a: [NFC][AArch64] Regenerate G_CTLZ Legalizer Test (authored by Archibald Elliott <archibald.elliott@arm.com>). · Explain WhyApr 12 2023, 9:39 AM
This revision was automatically updated to reflect the committed changes.
lenary added a commit: rGf86a5ff7062a: [NFC][AArch64] Regenerate G_CTLZ Legalizer Test.

Revision Contents

PathSize
llvm/
test/
CodeGen/
AArch64/
GlobalISel/
98 lines

Diff 512874

llvm/test/CodeGen/AArch64/GlobalISel/legalize-ctlz.mir

# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py # NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -O0 -mtriple=arm64-unknown-unknown -global-isel -run-pass=legalizer -global-isel-abort=1 %s -o - | FileCheck %s # RUN: llc -O0 -mtriple=arm64-unknown-unknown -global-isel -run-pass=legalizer -global-isel-abort=1 %s -o - | FileCheck %s
--- ---
name: test_v8s8 name: test_v8s8
alignment: 4 alignment: 4
tracksRegLiveness: true tracksRegLiveness: true
body: | body: |
bb.0: bb.0:
liveins: $d0 liveins: $d0
; CHECK-LABEL: name: test_v8s8 ; CHECK-LABEL: name: test_v8s8
; CHECK: liveins: $d0 ; CHECK: liveins: $d0
; CHECK: [[COPY:%[0-9]+]]:_(<8 x s8>) = COPY $d0 ; CHECK-NEXT: {{ $}}
; CHECK: [[CTLZ:%[0-9]+]]:_(<8 x s8>) = G_CTLZ [[COPY]](<8 x s8>) ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(<8 x s8>) = COPY $d0
; CHECK: $d0 = COPY [[CTLZ]](<8 x s8>) ; CHECK-NEXT: [[CTLZ:%[0-9]+]]:_(<8 x s8>) = G_CTLZ [[COPY]](<8 x s8>)
; CHECK: RET_ReallyLR implicit $d0 ; CHECK-NEXT: $d0 = COPY [[CTLZ]](<8 x s8>)
; CHECK-NEXT: RET_ReallyLR implicit $d0
%0:_(<8 x s8>) = COPY $d0 %0:_(<8 x s8>) = COPY $d0
%1:_(<8 x s8>) = G_CTLZ %0(<8 x s8>) %1:_(<8 x s8>) = G_CTLZ %0(<8 x s8>)
$d0 = COPY %1(<8 x s8>) $d0 = COPY %1(<8 x s8>)
RET_ReallyLR implicit $d0 RET_ReallyLR implicit $d0
... ...
--- ---
name: test_v4s16 name: test_v4s16
alignment: 4 alignment: 4
tracksRegLiveness: true tracksRegLiveness: true
body: | body: |
bb.0: bb.0:
liveins: $d0 liveins: $d0
; CHECK-LABEL: name: test_v4s16 ; CHECK-LABEL: name: test_v4s16
; CHECK: liveins: $d0 ; CHECK: liveins: $d0
; CHECK: [[COPY:%[0-9]+]]:_(<4 x s16>) = COPY $d0 ; CHECK-NEXT: {{ $}}
; CHECK: [[CTLZ:%[0-9]+]]:_(<4 x s16>) = G_CTLZ [[COPY]](<4 x s16>) ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(<4 x s16>) = COPY $d0
; CHECK: $d0 = COPY [[CTLZ]](<4 x s16>) ; CHECK-NEXT: [[CTLZ:%[0-9]+]]:_(<4 x s16>) = G_CTLZ [[COPY]](<4 x s16>)
; CHECK: RET_ReallyLR implicit $d0 ; CHECK-NEXT: $d0 = COPY [[CTLZ]](<4 x s16>)
; CHECK-NEXT: RET_ReallyLR implicit $d0
%0:_(<4 x s16>) = COPY $d0 %0:_(<4 x s16>) = COPY $d0
%1:_(<4 x s16>) = G_CTLZ %0(<4 x s16>) %1:_(<4 x s16>) = G_CTLZ %0(<4 x s16>)
$d0 = COPY %1(<4 x s16>) $d0 = COPY %1(<4 x s16>)
RET_ReallyLR implicit $d0 RET_ReallyLR implicit $d0
... ...
--- ---
name: test_v2s32 name: test_v2s32
alignment: 4 alignment: 4
tracksRegLiveness: true tracksRegLiveness: true
body: | body: |
bb.0: bb.0:
liveins: $d0 liveins: $d0
; CHECK-LABEL: name: test_v2s32 ; CHECK-LABEL: name: test_v2s32
; CHECK: liveins: $d0 ; CHECK: liveins: $d0
; CHECK: [[COPY:%[0-9]+]]:_(<2 x s32>) = COPY $d0 ; CHECK-NEXT: {{ $}}
; CHECK: [[CTLZ:%[0-9]+]]:_(<2 x s32>) = G_CTLZ [[COPY]](<2 x s32>) ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(<2 x s32>) = COPY $d0
; CHECK: $d0 = COPY [[CTLZ]](<2 x s32>) ; CHECK-NEXT: [[CTLZ:%[0-9]+]]:_(<2 x s32>) = G_CTLZ [[COPY]](<2 x s32>)
; CHECK: RET_ReallyLR implicit $d0 ; CHECK-NEXT: $d0 = COPY [[CTLZ]](<2 x s32>)
; CHECK-NEXT: RET_ReallyLR implicit $d0
%0:_(<2 x s32>) = COPY $d0 %0:_(<2 x s32>) = COPY $d0
%1:_(<2 x s32>) = G_CTLZ %0(<2 x s32>) %1:_(<2 x s32>) = G_CTLZ %0(<2 x s32>)
$d0 = COPY %1(<2 x s32>) $d0 = COPY %1(<2 x s32>)
RET_ReallyLR implicit $d0 RET_ReallyLR implicit $d0
... ...
--- ---
name: test_s64 name: test_s64
alignment: 4 alignment: 4
tracksRegLiveness: true tracksRegLiveness: true
body: | body: |
bb.0: bb.0:
liveins: $d0 liveins: $d0
; CHECK-LABEL: name: test_s64 ; CHECK-LABEL: name: test_s64
; CHECK: liveins: $d0 ; CHECK: liveins: $d0
; CHECK: [[COPY:%[0-9]+]]:_(s64) = COPY $d0 ; CHECK-NEXT: {{ $}}
; CHECK: [[COPY1:%[0-9]+]]:_(s64) = COPY [[COPY]](s64) ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s64) = COPY $d0
; CHECK: [[CTLZ:%[0-9]+]]:_(s64) = G_CTLZ [[COPY1]](s64) ; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(s64) = COPY [[COPY]](s64)
; CHECK: $d0 = COPY [[CTLZ]](s64) ; CHECK-NEXT: [[CTLZ:%[0-9]+]]:_(s64) = G_CTLZ [[COPY1]](s64)
; CHECK: RET_ReallyLR implicit $d0 ; CHECK-NEXT: $d0 = COPY [[CTLZ]](s64)
; CHECK-NEXT: RET_ReallyLR implicit $d0
%0:_(s64) = COPY $d0 %0:_(s64) = COPY $d0
%2:_(s64) = COPY %0(s64) %2:_(s64) = COPY %0(s64)
%1:_(s64) = G_CTLZ %2(s64) %1:_(s64) = G_CTLZ %2(s64)
$d0 = COPY %1(s64) $d0 = COPY %1(s64)
RET_ReallyLR implicit $d0 RET_ReallyLR implicit $d0
... ...
--- ---
name: test_s32 name: test_s32
alignment: 4 alignment: 4
tracksRegLiveness: true tracksRegLiveness: true
body: | body: |
bb.0: bb.0:
liveins: $s0 liveins: $s0
; CHECK-LABEL: name: test_s32 ; CHECK-LABEL: name: test_s32
; CHECK: liveins: $s0 ; CHECK: liveins: $s0
; CHECK: [[COPY:%[0-9]+]]:_(s32) = COPY $s0 ; CHECK-NEXT: {{ $}}
; CHECK: [[COPY1:%[0-9]+]]:_(s32) = COPY [[COPY]](s32) ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY $s0
; CHECK: [[CTLZ:%[0-9]+]]:_(s32) = G_CTLZ [[COPY1]](s32) ; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(s32) = COPY [[COPY]](s32)
; CHECK: $s0 = COPY [[CTLZ]](s32) ; CHECK-NEXT: [[CTLZ:%[0-9]+]]:_(s32) = G_CTLZ [[COPY1]](s32)
; CHECK: RET_ReallyLR implicit $s0 ; CHECK-NEXT: $s0 = COPY [[CTLZ]](s32)
; CHECK-NEXT: RET_ReallyLR implicit $s0
%0:_(s32) = COPY $s0 %0:_(s32) = COPY $s0
%2:_(s32) = COPY %0(s32) %2:_(s32) = COPY %0(s32)
%1:_(s32) = G_CTLZ %2(s32) %1:_(s32) = G_CTLZ %2(s32)
$s0 = COPY %1(s32) $s0 = COPY %1(s32)
RET_ReallyLR implicit $s0 RET_ReallyLR implicit $s0
... ...
--- ---
name: test_v16s8 name: test_v16s8
alignment: 4 alignment: 4
tracksRegLiveness: true tracksRegLiveness: true
body: | body: |
bb.0: bb.0:
liveins: $q0 liveins: $q0
; CHECK-LABEL: name: test_v16s8 ; CHECK-LABEL: name: test_v16s8
; CHECK: liveins: $q0 ; CHECK: liveins: $q0
; CHECK: [[COPY:%[0-9]+]]:_(<16 x s8>) = COPY $q0 ; CHECK-NEXT: {{ $}}
; CHECK: [[CTLZ:%[0-9]+]]:_(<16 x s8>) = G_CTLZ [[COPY]](<16 x s8>) ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(<16 x s8>) = COPY $q0
; CHECK: $q0 = COPY [[CTLZ]](<16 x s8>) ; CHECK-NEXT: [[CTLZ:%[0-9]+]]:_(<16 x s8>) = G_CTLZ [[COPY]](<16 x s8>)
; CHECK: RET_ReallyLR implicit $q0 ; CHECK-NEXT: $q0 = COPY [[CTLZ]](<16 x s8>)
; CHECK-NEXT: RET_ReallyLR implicit $q0
%0:_(<16 x s8>) = COPY $q0 %0:_(<16 x s8>) = COPY $q0
%1:_(<16 x s8>) = G_CTLZ %0(<16 x s8>) %1:_(<16 x s8>) = G_CTLZ %0(<16 x s8>)
$q0 = COPY %1(<16 x s8>) $q0 = COPY %1(<16 x s8>)
RET_ReallyLR implicit $q0 RET_ReallyLR implicit $q0
... ...
--- ---
name: test_v8s16 name: test_v8s16
alignment: 4 alignment: 4
tracksRegLiveness: true tracksRegLiveness: true
body: | body: |
bb.0: bb.0:
liveins: $q0 liveins: $q0
; CHECK-LABEL: name: test_v8s16 ; CHECK-LABEL: name: test_v8s16
; CHECK: liveins: $q0 ; CHECK: liveins: $q0
; CHECK: [[COPY:%[0-9]+]]:_(<8 x s16>) = COPY $q0 ; CHECK-NEXT: {{ $}}
; CHECK: [[CTLZ:%[0-9]+]]:_(<8 x s16>) = G_CTLZ [[COPY]](<8 x s16>) ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(<8 x s16>) = COPY $q0
; CHECK: $q0 = COPY [[CTLZ]](<8 x s16>) ; CHECK-NEXT: [[CTLZ:%[0-9]+]]:_(<8 x s16>) = G_CTLZ [[COPY]](<8 x s16>)
; CHECK: RET_ReallyLR implicit $q0 ; CHECK-NEXT: $q0 = COPY [[CTLZ]](<8 x s16>)
; CHECK-NEXT: RET_ReallyLR implicit $q0
%0:_(<8 x s16>) = COPY $q0 %0:_(<8 x s16>) = COPY $q0
%1:_(<8 x s16>) = G_CTLZ %0(<8 x s16>) %1:_(<8 x s16>) = G_CTLZ %0(<8 x s16>)
$q0 = COPY %1(<8 x s16>) $q0 = COPY %1(<8 x s16>)
RET_ReallyLR implicit $q0 RET_ReallyLR implicit $q0
... ...
--- ---
name: test_v4s32 name: test_v4s32
alignment: 4 alignment: 4
tracksRegLiveness: true tracksRegLiveness: true
body: | body: |
bb.0: bb.0:
liveins: $q0 liveins: $q0
; CHECK-LABEL: name: test_v4s32 ; CHECK-LABEL: name: test_v4s32
; CHECK: liveins: $q0 ; CHECK: liveins: $q0
; CHECK: [[COPY:%[0-9]+]]:_(<4 x s32>) = COPY $q0 ; CHECK-NEXT: {{ $}}
; CHECK: [[CTLZ:%[0-9]+]]:_(<4 x s32>) = G_CTLZ [[COPY]](<4 x s32>) ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(<4 x s32>) = COPY $q0
; CHECK: $q0 = COPY [[CTLZ]](<4 x s32>) ; CHECK-NEXT: [[CTLZ:%[0-9]+]]:_(<4 x s32>) = G_CTLZ [[COPY]](<4 x s32>)
; CHECK: RET_ReallyLR implicit $q0 ; CHECK-NEXT: $q0 = COPY [[CTLZ]](<4 x s32>)
; CHECK-NEXT: RET_ReallyLR implicit $q0
%0:_(<4 x s32>) = COPY $q0 %0:_(<4 x s32>) = COPY $q0
%1:_(<4 x s32>) = G_CTLZ %0(<4 x s32>) %1:_(<4 x s32>) = G_CTLZ %0(<4 x s32>)
$q0 = COPY %1(<4 x s32>) $q0 = COPY %1(<4 x s32>)
RET_ReallyLR implicit $q0 RET_ReallyLR implicit $q0
... ...
# The ZERO_UNDEF variants just lower into the vanilla ones. # The ZERO_UNDEF variants just lower into the vanilla ones.
--- ---
name: test_s32_zeroundef name: test_s32_zeroundef
alignment: 4 alignment: 4
tracksRegLiveness: true tracksRegLiveness: true
body: | body: |
bb.0: bb.0:
liveins: $s0 liveins: $s0
; CHECK-LABEL: name: test_s32_zeroundef ; CHECK-LABEL: name: test_s32_zeroundef
; CHECK: liveins: $s0 ; CHECK: liveins: $s0
; CHECK: [[COPY:%[0-9]+]]:_(s32) = COPY $s0 ; CHECK-NEXT: {{ $}}
; CHECK: [[COPY1:%[0-9]+]]:_(s32) = COPY [[COPY]](s32) ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY $s0
; CHECK: [[CTLZ:%[0-9]+]]:_(s32) = G_CTLZ [[COPY1]](s32) ; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(s32) = COPY [[COPY]](s32)
; CHECK: $s0 = COPY [[CTLZ]](s32) ; CHECK-NEXT: [[CTLZ:%[0-9]+]]:_(s32) = G_CTLZ [[COPY1]](s32)
; CHECK: RET_ReallyLR implicit $s0 ; CHECK-NEXT: $s0 = COPY [[CTLZ]](s32)
; CHECK-NEXT: RET_ReallyLR implicit $s0
%0:_(s32) = COPY $s0 %0:_(s32) = COPY $s0
%2:_(s32) = COPY %0(s32) %2:_(s32) = COPY %0(s32)
%1:_(s32) = G_CTLZ_ZERO_UNDEF %2(s32) %1:_(s32) = G_CTLZ_ZERO_UNDEF %2(s32)
$s0 = COPY %1(s32) $s0 = COPY %1(s32)
RET_ReallyLR implicit $s0 RET_ReallyLR implicit $s0
... ...
--- ---
name: test_s64_zeroundef name: test_s64_zeroundef
alignment: 4 alignment: 4
tracksRegLiveness: true tracksRegLiveness: true
body: | body: |
bb.0: bb.0:
liveins: $d0 liveins: $d0
; CHECK-LABEL: name: test_s64_zeroundef ; CHECK-LABEL: name: test_s64_zeroundef
; CHECK: liveins: $d0 ; CHECK: liveins: $d0
; CHECK: [[COPY:%[0-9]+]]:_(s64) = COPY $d0 ; CHECK-NEXT: {{ $}}
; CHECK: [[COPY1:%[0-9]+]]:_(s64) = COPY [[COPY]](s64) ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s64) = COPY $d0
; CHECK: [[CTLZ:%[0-9]+]]:_(s64) = G_CTLZ [[COPY1]](s64) ; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(s64) = COPY [[COPY]](s64)
; CHECK: $d0 = COPY [[CTLZ]](s64) ; CHECK-NEXT: [[CTLZ:%[0-9]+]]:_(s64) = G_CTLZ [[COPY1]](s64)
; CHECK: RET_ReallyLR implicit $d0 ; CHECK-NEXT: $d0 = COPY [[CTLZ]](s64)
; CHECK-NEXT: RET_ReallyLR implicit $d0
%0:_(s64) = COPY $d0 %0:_(s64) = COPY $d0
%2:_(s64) = COPY %0(s64) %2:_(s64) = COPY %0(s64)
%1:_(s64) = G_CTLZ_ZERO_UNDEF %2(s64) %1:_(s64) = G_CTLZ_ZERO_UNDEF %2(s64)
$d0 = COPY %1(s64) $d0 = COPY %1(s64)
RET_ReallyLR implicit $d0 RET_ReallyLR implicit $d0
... ...