This is an archive of the discontinued LLVM Phabricator instance.

Differential D147405

[LoongArch][NFC] Add tests of multiplication with immediates (for D147406)
ClosedPublic

Authored by benshi001 on Apr 2 2023, 1:12 AM.

Details

Reviewers
xen0n
SixWeining
wangleiat
XiaodongLoong
Commits
rG6e19f5b04f58: [LoongArch][NFC] Add tests of multiplication with immediates

Diff Detail

Event Timeline

benshi001 created this revision.Apr 2 2023, 1:12 AM
Herald added a project: Restricted Project. · View Herald TranscriptApr 2 2023, 1:12 AM
benshi001 requested review of this revision.Apr 2 2023, 1:12 AM
Herald added a project: Restricted Project. · View Herald TranscriptApr 2 2023, 1:12 AM
Herald added subscribers: llvm-commits, jacquesguan. · View Herald Transcript
benshi001 updated this revision to Diff 510316.Apr 2 2023, 1:12 AM
benshi001 added a parent revision: D147398: [LoongArch][NFC] Add tests of multiplication with immediates (for D147400).
benshi001 added a child revision: D147406: [LoongArch] Optimize multiplication with immediates.Apr 2 2023, 1:29 AM
benshi001 retitled this revision from [LoongArch][NFC] Add tests of multiplication with immediates to [LoongArch][NFC] Add tests of multiplication with immediates (for D147406).Apr 2 2023, 1:32 AM
benshi001 updated this revision to Diff 510323.Apr 2 2023, 1:51 AM
Harbormaster completed remote builds in B223233: Diff 510323.Apr 2 2023, 2:33 AM
xen0n accepted this revision.Apr 2 2023, 6:00 PM
This revision is now accepted and ready to land.Apr 2 2023, 6:00 PM
SixWeining accepted this revision.Apr 2 2023, 7:20 PM
Closed by commit rG6e19f5b04f58: [LoongArch][NFC] Add tests of multiplication with immediates (authored by benshi001). · Explain WhyApr 2 2023, 8:29 PM
This revision was automatically updated to reflect the committed changes.
benshi001 added a commit: rG6e19f5b04f58: [LoongArch][NFC] Add tests of multiplication with immediates.

Revision Contents

PathSize
llvm/
test/
CodeGen/
LoongArch/
ir-instruction/
160 lines

Diff 510386

llvm/test/CodeGen/LoongArch/ir-instruction/mul.ll

Show First 20 Lines • Show All 1,013 Lines • ▼ Show 20 Lines
; LA64-LABEL: mul_i64_289: ; LA64-LABEL: mul_i64_289:
; LA64: # %bb.0: ; LA64: # %bb.0:
; LA64-NEXT: alsl.d $a0, $a0, $a0, 4 ; LA64-NEXT: alsl.d $a0, $a0, $a0, 4
; LA64-NEXT: alsl.d $a0, $a0, $a0, 4 ; LA64-NEXT: alsl.d $a0, $a0, $a0, 4
; LA64-NEXT: ret ; LA64-NEXT: ret
%b = mul i64 %a, 289 %b = mul i64 %a, 289
ret i64 %b ret i64 %b
} }
define signext i32 @mul_i32_4098(i32 %a) {
; LA32-LABEL: mul_i32_4098:
; LA32: # %bb.0:
; LA32-NEXT: lu12i.w $a1, 1
; LA32-NEXT: ori $a1, $a1, 2
; LA32-NEXT: mul.w $a0, $a0, $a1
; LA32-NEXT: ret
;
; LA64-LABEL: mul_i32_4098:
; LA64: # %bb.0:
; LA64-NEXT: lu12i.w $a1, 1
; LA64-NEXT: ori $a1, $a1, 2
; LA64-NEXT: mul.d $a0, $a0, $a1
; LA64-NEXT: addi.w $a0, $a0, 0
; LA64-NEXT: ret
%b = mul i32 %a, 4098
ret i32 %b
}
define signext i32 @mul_i32_4100(i32 %a) {
; LA32-LABEL: mul_i32_4100:
; LA32: # %bb.0:
; LA32-NEXT: lu12i.w $a1, 1
; LA32-NEXT: ori $a1, $a1, 4
; LA32-NEXT: mul.w $a0, $a0, $a1
; LA32-NEXT: ret
;
; LA64-LABEL: mul_i32_4100:
; LA64: # %bb.0:
; LA64-NEXT: lu12i.w $a1, 1
; LA64-NEXT: ori $a1, $a1, 4
; LA64-NEXT: mul.d $a0, $a0, $a1
; LA64-NEXT: addi.w $a0, $a0, 0
; LA64-NEXT: ret
%b = mul i32 %a, 4100
ret i32 %b
}
define signext i32 @mul_i32_4104(i32 %a) {
; LA32-LABEL: mul_i32_4104:
; LA32: # %bb.0:
; LA32-NEXT: lu12i.w $a1, 1
; LA32-NEXT: ori $a1, $a1, 8
; LA32-NEXT: mul.w $a0, $a0, $a1
; LA32-NEXT: ret
;
; LA64-LABEL: mul_i32_4104:
; LA64: # %bb.0:
; LA64-NEXT: lu12i.w $a1, 1
; LA64-NEXT: ori $a1, $a1, 8
; LA64-NEXT: mul.d $a0, $a0, $a1
; LA64-NEXT: addi.w $a0, $a0, 0
; LA64-NEXT: ret
%b = mul i32 %a, 4104
ret i32 %b
}
define signext i32 @mul_i32_4112(i32 %a) {
; LA32-LABEL: mul_i32_4112:
; LA32: # %bb.0:
; LA32-NEXT: lu12i.w $a1, 1
; LA32-NEXT: ori $a1, $a1, 16
; LA32-NEXT: mul.w $a0, $a0, $a1
; LA32-NEXT: ret
;
; LA64-LABEL: mul_i32_4112:
; LA64: # %bb.0:
; LA64-NEXT: lu12i.w $a1, 1
; LA64-NEXT: ori $a1, $a1, 16
; LA64-NEXT: mul.d $a0, $a0, $a1
; LA64-NEXT: addi.w $a0, $a0, 0
; LA64-NEXT: ret
%b = mul i32 %a, 4112
ret i32 %b
}
define i64 @mul_i64_4098(i64 %a) {
; LA32-LABEL: mul_i64_4098:
; LA32: # %bb.0:
; LA32-NEXT: lu12i.w $a2, 1
; LA32-NEXT: ori $a2, $a2, 2
; LA32-NEXT: mul.w $a1, $a1, $a2
; LA32-NEXT: mulh.wu $a3, $a0, $a2
; LA32-NEXT: add.w $a1, $a3, $a1
; LA32-NEXT: mul.w $a0, $a0, $a2
; LA32-NEXT: ret
;
; LA64-LABEL: mul_i64_4098:
; LA64: # %bb.0:
; LA64-NEXT: lu12i.w $a1, 1
; LA64-NEXT: ori $a1, $a1, 2
; LA64-NEXT: mul.d $a0, $a0, $a1
; LA64-NEXT: ret
%b = mul i64 %a, 4098
ret i64 %b
}
define i64 @mul_i64_4100(i64 %a) {
; LA32-LABEL: mul_i64_4100:
; LA32: # %bb.0:
; LA32-NEXT: lu12i.w $a2, 1
; LA32-NEXT: ori $a2, $a2, 4
; LA32-NEXT: mul.w $a1, $a1, $a2
; LA32-NEXT: mulh.wu $a3, $a0, $a2
; LA32-NEXT: add.w $a1, $a3, $a1
; LA32-NEXT: mul.w $a0, $a0, $a2
; LA32-NEXT: ret
;
; LA64-LABEL: mul_i64_4100:
; LA64: # %bb.0:
; LA64-NEXT: lu12i.w $a1, 1
; LA64-NEXT: ori $a1, $a1, 4
; LA64-NEXT: mul.d $a0, $a0, $a1
; LA64-NEXT: ret
%b = mul i64 %a, 4100
ret i64 %b
}
define i64 @mul_i64_4104(i64 %a) {
; LA32-LABEL: mul_i64_4104:
; LA32: # %bb.0:
; LA32-NEXT: lu12i.w $a2, 1
; LA32-NEXT: ori $a2, $a2, 8
; LA32-NEXT: mul.w $a1, $a1, $a2
; LA32-NEXT: mulh.wu $a3, $a0, $a2
; LA32-NEXT: add.w $a1, $a3, $a1
; LA32-NEXT: mul.w $a0, $a0, $a2
; LA32-NEXT: ret
;
; LA64-LABEL: mul_i64_4104:
; LA64: # %bb.0:
; LA64-NEXT: lu12i.w $a1, 1
; LA64-NEXT: ori $a1, $a1, 8
; LA64-NEXT: mul.d $a0, $a0, $a1
; LA64-NEXT: ret
%b = mul i64 %a, 4104
ret i64 %b
}
define i64 @mul_i64_4112(i64 %a) {
; LA32-LABEL: mul_i64_4112:
; LA32: # %bb.0:
; LA32-NEXT: lu12i.w $a2, 1
; LA32-NEXT: ori $a2, $a2, 16
; LA32-NEXT: mul.w $a1, $a1, $a2
; LA32-NEXT: mulh.wu $a3, $a0, $a2
; LA32-NEXT: add.w $a1, $a3, $a1
; LA32-NEXT: mul.w $a0, $a0, $a2
; LA32-NEXT: ret
;
; LA64-LABEL: mul_i64_4112:
; LA64: # %bb.0:
; LA64-NEXT: lu12i.w $a1, 1
; LA64-NEXT: ori $a1, $a1, 16
; LA64-NEXT: mul.d $a0, $a0, $a1
; LA64-NEXT: ret
%b = mul i64 %a, 4112
ret i64 %b
}