These tests show code generation for vectorized trunc lowering from i16 to i8 in AArch64.
These tests should be updated when 'trunc' lowering of vectors is extended to use 'tbl' instructions.
Details
Details
Diff Detail
Diff Detail
- Repository
- rG LLVM Github Monorepo