This is an archive of the discontinued LLVM Phabricator instance.

Differential D114763

[NFC] Header comment in X86RegisterBanks.td referred to Aarch64
ClosedPublic

Authored by mtrofin on Nov 29 2021, 5:48 PM.

Details

Reviewers
None
Commits
rGfde937748b7d: [NFC] Header comment in X86RegisterBanks.td referred to Aarch64

Diff Detail

Event Timeline

mtrofin created this revision.Nov 29 2021, 5:48 PM
Herald added subscribers: pengfei, hiraditya, kristof.beyls. · View Herald TranscriptNov 29 2021, 5:48 PM
mtrofin requested review of this revision.Nov 29 2021, 5:48 PM
Herald added a project: Restricted Project. · View Herald TranscriptNov 29 2021, 5:48 PM
Herald added a subscriber: llvm-commits. · View Herald Transcript
This revision was not accepted when it landed; it landed in state Needs Review.Nov 29 2021, 5:59 PM
This revision was landed with ongoing or failed builds.
Closed by commit rGfde937748b7d: [NFC] Header comment in X86RegisterBanks.td referred to Aarch64 (authored by mtrofin). · Explain Why
This revision was automatically updated to reflect the committed changes.
mtrofin added a commit: rGfde937748b7d: [NFC] Header comment in X86RegisterBanks.td referred to Aarch64.
Harbormaster completed remote builds in B136583: Diff 390537.Nov 29 2021, 6:24 PM

Revision Contents

PathSize
llvm/
lib/
Target/
X86/
2 lines

Diff 390538

llvm/lib/Target/X86/X86RegisterBanks.td

//=- X86RegisterBank.td - Describe the AArch64 Banks -----*- tablegen -*-=// //=- X86RegisterBank.td - Describe the X86 Banks -------------*- tablegen -*-=//
// //
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information. // See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
// //
//===----------------------------------------------------------------------===// //===----------------------------------------------------------------------===//
// //
// //
//===----------------------------------------------------------------------===// //===----------------------------------------------------------------------===//
/// General Purpose Registers: RAX, RCX,... /// General Purpose Registers: RAX, RCX,...
def GPRRegBank : RegisterBank<"GPR", [GR64]>; def GPRRegBank : RegisterBank<"GPR", [GR64]>;
/// Floating Point/Vector Registers /// Floating Point/Vector Registers
def VECRRegBank : RegisterBank<"VECR", [VR512]>; def VECRRegBank : RegisterBank<"VECR", [VR512]>;