This is an archive of the discontinued LLVM Phabricator instance.

Differential D84488

[test commit] Add my name to the CREDITS.TXT
ClosedPublic

Authored by biplmish on Jul 23 2020, 11:25 PM.

Details

Reviewers
None
Commits
rGf26aeab1b9f8: [test commit] Add my name to the CREDITS.TXT
Summary

Add my name to the CREDITS.TXT

This is my test commit. (NFC)

Diff Detail

Event Timeline

biplmish created this revision.Jul 23 2020, 11:25 PM
Herald added a project: Restricted Project. · View Herald TranscriptJul 23 2020, 11:25 PM
Herald added subscribers: llvm-commits, kbarton, nemanjai. · View Herald Transcript
biplmish updated this revision to Diff 280335.Jul 23 2020, 11:36 PM
biplmish retitled this revision from Test commit access in llvm. to [test commit] Add my name to the CREDITS.TXT.
biplmish edited the summary of this revision. (Show Details)
biplmish removed a reviewer: steven.zhang.
biplmish removed subscribers: nemanjai, kbarton, llvm-commits.
biplmish set the repository for this revision to rG LLVM Github Monorepo.Jul 24 2020, 2:26 AM
This revision was not accepted when it landed; it landed in state Needs Review.Jul 24 2020, 10:06 AM
Closed by commit rGf26aeab1b9f8: [test commit] Add my name to the CREDITS.TXT (authored by biplmish). · Explain Why
This revision was automatically updated to reflect the committed changes.

Revision Contents

PathSize
llvm/
test/
CodeGen/
PowerPC/
1 line

Diff 280332

llvm/test/CodeGen/PowerPC/builtins-ppc-p10permute.ll

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py ; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -verify-machineinstrs -ppc-asm-full-reg-names -mcpu=pwr10 \ ; RUN: llc -verify-machineinstrs -ppc-asm-full-reg-names -mcpu=pwr10 \
; RUN: -ppc-vsr-nums-as-vr -mtriple=powerpc64le-unknown-unknown < %s | FileCheck %s ; RUN: -ppc-vsr-nums-as-vr -mtriple=powerpc64le-unknown-unknown < %s | FileCheck %s
; RUN: llc -verify-machineinstrs -ppc-asm-full-reg-names -mcpu=pwr10 \ ; RUN: llc -verify-machineinstrs -ppc-asm-full-reg-names -mcpu=pwr10 \
; RUN: -ppc-vsr-nums-as-vr -mtriple=powerpc64-unknown-unknown < %s | FileCheck %s ; RUN: -ppc-vsr-nums-as-vr -mtriple=powerpc64-unknown-unknown < %s | FileCheck %s
define <16 x i8> @testVSLDBI(<16 x i8> %a, <16 x i8> %b) { define <16 x i8> @testVSLDBI(<16 x i8> %a, <16 x i8> %b) {
; CHECK-LABEL: testVSLDBI: ; CHECK-LABEL: testVSLDBI:
; CHECK: # %bb.0: # %entry ; CHECK: # %bb.0: # %entry
; CHECK-NEXT: vsldbi v2, v2, v3, 1 ; CHECK-NEXT: vsldbi v2, v2, v3, 1
; CHECK-NEXT: blr ; CHECK-NEXT: blr
entry: entry:
%0 = tail call <16 x i8> @llvm.ppc.altivec.vsldbi(<16 x i8> %a, <16 x i8> %b, i32 1) %0 = tail call <16 x i8> @llvm.ppc.altivec.vsldbi(<16 x i8> %a, <16 x i8> %b, i32 1)
ret <16 x i8> %0 ret <16 x i8> %0
▲ Show 20 Lines • Show All 240 Lines • Show Last 20 Lines