This is an archive of the discontinued LLVM Phabricator instance.

Differential D82662

[CodeGen] Use the common semantic for fixed-point codegen, not the result semantic.
ClosedPublic

Authored by ebevhan on Jun 26 2020, 9:11 AM.

Details

Reviewers
leonardchan
Commits
rGfefa34faf551: [CodeGen] Use the common semantic for fixed-point codegen, not the result…
Summary

Using the result semantic is wrong in some cases, such as
unsigned fixed-point + signed integer. In this case, the
result semantic is unsigned and the common semantic is
signed.

Diff Detail

Event Timeline

ebevhan created this revision.Jun 26 2020, 9:11 AM
Herald added a project: Restricted Project. · View Herald TranscriptJun 26 2020, 9:11 AM
Herald added a subscriber: cfe-commits. · View Herald Transcript
Harbormaster failed remote builds in B61946: Diff 273754!Jun 26 2020, 10:23 AM
leonardchan accepted this revision.Jun 26 2020, 10:27 AM

LGTM. Thanks for the fix.

This revision is now accepted and ready to land.Jun 26 2020, 10:27 AM
Closed by commit rGfefa34faf551: [CodeGen] Use the common semantic for fixed-point codegen, not the result… (authored by ebevhan). · Explain WhyJun 29 2020, 7:31 AM
This revision was automatically updated to reflect the committed changes.

Revision Contents

PathSize
clang/
lib/
CodeGen/
26 lines
test/
Frontend/
4 lines
8 lines
8 lines
4 lines

Diff 274115

clang/lib/CodeGen/CGExprScalar.cpp

Show First 20 Lines • Show All 3,602 Lines • ▼ Show 20 LinesValue *ScalarExprEmitter::EmitFixedPointBinOp(const BinOpInfo &op) {
Value *FullRHS = EmitFixedPointConversion(RHS, RHSFixedSema, CommonFixedSema, Value *FullRHS = EmitFixedPointConversion(RHS, RHSFixedSema, CommonFixedSema,
op.E->getExprLoc()); op.E->getExprLoc());
// Perform the actual operation. // Perform the actual operation.
Value *Result; Value *Result;
switch (op.Opcode) { switch (op.Opcode) {
case BO_AddAssign: case BO_AddAssign:
case BO_Add: { case BO_Add: {
if (ResultFixedSema.isSaturated()) { if (CommonFixedSema.isSaturated()) {
llvm::Intrinsic::ID IID = ResultFixedSema.isSigned() llvm::Intrinsic::ID IID = CommonFixedSema.isSigned()
? llvm::Intrinsic::sadd_sat ? llvm::Intrinsic::sadd_sat
: llvm::Intrinsic::uadd_sat; : llvm::Intrinsic::uadd_sat;
Result = Builder.CreateBinaryIntrinsic(IID, FullLHS, FullRHS); Result = Builder.CreateBinaryIntrinsic(IID, FullLHS, FullRHS);
} else { } else {
Result = Builder.CreateAdd(FullLHS, FullRHS); Result = Builder.CreateAdd(FullLHS, FullRHS);
} }
break; break;
} }
case BO_SubAssign: case BO_SubAssign:
case BO_Sub: { case BO_Sub: {
if (ResultFixedSema.isSaturated()) { if (CommonFixedSema.isSaturated()) {
llvm::Intrinsic::ID IID = ResultFixedSema.isSigned() llvm::Intrinsic::ID IID = CommonFixedSema.isSigned()
? llvm::Intrinsic::ssub_sat ? llvm::Intrinsic::ssub_sat
: llvm::Intrinsic::usub_sat; : llvm::Intrinsic::usub_sat;
Result = Builder.CreateBinaryIntrinsic(IID, FullLHS, FullRHS); Result = Builder.CreateBinaryIntrinsic(IID, FullLHS, FullRHS);
} else { } else {
Result = Builder.CreateSub(FullLHS, FullRHS); Result = Builder.CreateSub(FullLHS, FullRHS);
} }
break; break;
} }
case BO_MulAssign: case BO_MulAssign:
case BO_Mul: { case BO_Mul: {
llvm::Intrinsic::ID IID; llvm::Intrinsic::ID IID;
if (ResultFixedSema.isSaturated()) if (CommonFixedSema.isSaturated())
IID = ResultFixedSema.isSigned() IID = CommonFixedSema.isSigned() ? llvm::Intrinsic::smul_fix_sat
? llvm::Intrinsic::smul_fix_sat
: llvm::Intrinsic::umul_fix_sat; : llvm::Intrinsic::umul_fix_sat;
else else
IID = ResultFixedSema.isSigned() IID = CommonFixedSema.isSigned() ? llvm::Intrinsic::smul_fix
? llvm::Intrinsic::smul_fix
: llvm::Intrinsic::umul_fix; : llvm::Intrinsic::umul_fix;
Result = Builder.CreateIntrinsic(IID, {FullLHS->getType()}, Result = Builder.CreateIntrinsic(IID, {FullLHS->getType()},
{FullLHS, FullRHS, Builder.getInt32(CommonFixedSema.getScale())}); {FullLHS, FullRHS, Builder.getInt32(CommonFixedSema.getScale())});
break; break;
} }
case BO_DivAssign: case BO_DivAssign:
case BO_Div: { case BO_Div: {
llvm::Intrinsic::ID IID; llvm::Intrinsic::ID IID;
if (ResultFixedSema.isSaturated()) if (CommonFixedSema.isSaturated())
IID = ResultFixedSema.isSigned() ? llvm::Intrinsic::sdiv_fix_sat IID = CommonFixedSema.isSigned() ? llvm::Intrinsic::sdiv_fix_sat
: llvm::Intrinsic::udiv_fix_sat; : llvm::Intrinsic::udiv_fix_sat;
else else
IID = ResultFixedSema.isSigned() ? llvm::Intrinsic::sdiv_fix IID = CommonFixedSema.isSigned() ? llvm::Intrinsic::sdiv_fix
: llvm::Intrinsic::udiv_fix; : llvm::Intrinsic::udiv_fix;
Result = Builder.CreateIntrinsic(IID, {FullLHS->getType()}, Result = Builder.CreateIntrinsic(IID, {FullLHS->getType()},
{FullLHS, FullRHS, Builder.getInt32(CommonFixedSema.getScale())}); {FullLHS, FullRHS, Builder.getInt32(CommonFixedSema.getScale())});
break; break;
} }
case BO_LT: case BO_LT:
return CommonFixedSema.isSigned() ? Builder.CreateICmpSLT(FullLHS, FullRHS) return CommonFixedSema.isSigned() ? Builder.CreateICmpSLT(FullLHS, FullRHS)
: Builder.CreateICmpULT(FullLHS, FullRHS); : Builder.CreateICmpULT(FullLHS, FullRHS);
▲ Show 20 Lines • Show All 1,361 Lines • Show Last 20 Lines

clang/test/Frontend/fixed_point_add.c

Show First 20 Lines • Show All 407 Lines • ▼ Show 20 Linesvoid SaturatedAddition() {
// UNSIGNED-NEXT: store i16 [[SUM_EXT]], i16* %uf_sat, align 2 // UNSIGNED-NEXT: store i16 [[SUM_EXT]], i16* %uf_sat, align 2
uf_sat = uf_sat + uf_sat; uf_sat = uf_sat + uf_sat;
// CHECK: [[USA_SAT:%[0-9]+]] = load i16, i16* %usa_sat, align 2 // CHECK: [[USA_SAT:%[0-9]+]] = load i16, i16* %usa_sat, align 2
// CHECK-NEXT: [[I:%[0-9]+]] = load i32, i32* %i, align 4 // CHECK-NEXT: [[I:%[0-9]+]] = load i32, i32* %i, align 4
// SIGNED-NEXT: [[USA_SAT_RESIZE:%[a-z0-9]+]] = zext i16 [[USA_SAT]] to i40 // SIGNED-NEXT: [[USA_SAT_RESIZE:%[a-z0-9]+]] = zext i16 [[USA_SAT]] to i40
// SIGNED-NEXT: [[I_RESIZE:%[a-z0-9]+]] = sext i32 [[I]] to i40 // SIGNED-NEXT: [[I_RESIZE:%[a-z0-9]+]] = sext i32 [[I]] to i40
// SIGNED-NEXT: [[I_UPSCALE:%[a-z0-9]+]] = shl i40 [[I_RESIZE]], 8 // SIGNED-NEXT: [[I_UPSCALE:%[a-z0-9]+]] = shl i40 [[I_RESIZE]], 8
// SIGNED-NEXT: [[SUM:%[0-9]+]] = call i40 @llvm.uadd.sat.i40(i40 [[USA_SAT_RESIZE]], i40 [[I_UPSCALE]]) // SIGNED-NEXT: [[SUM:%[0-9]+]] = call i40 @llvm.sadd.sat.i40(i40 [[USA_SAT_RESIZE]], i40 [[I_UPSCALE]])
// SIGNED-NEXT: [[USE_MAX:%[0-9]+]] = icmp sgt i40 [[SUM]], 65535 // SIGNED-NEXT: [[USE_MAX:%[0-9]+]] = icmp sgt i40 [[SUM]], 65535
// SIGNED-NEXT: [[RESULT:%[a-z0-9]+]] = select i1 [[USE_MAX]], i40 65535, i40 [[SUM]] // SIGNED-NEXT: [[RESULT:%[a-z0-9]+]] = select i1 [[USE_MAX]], i40 65535, i40 [[SUM]]
// SIGNED-NEXT: [[USE_MIN:%[0-9]+]] = icmp slt i40 [[RESULT]], 0 // SIGNED-NEXT: [[USE_MIN:%[0-9]+]] = icmp slt i40 [[RESULT]], 0
// SIGNED-NEXT: [[RESULT2:%[a-z0-9]+]] = select i1 [[USE_MIN]], i40 0, i40 [[RESULT]] // SIGNED-NEXT: [[RESULT2:%[a-z0-9]+]] = select i1 [[USE_MIN]], i40 0, i40 [[RESULT]]
// SIGNED-NEXT: [[RESULT:%[a-z0-9]+]] = trunc i40 [[RESULT2]] to i16 // SIGNED-NEXT: [[RESULT:%[a-z0-9]+]] = trunc i40 [[RESULT2]] to i16
// UNSIGNED-NEXT: [[USA_SAT_RESIZE:%[a-z0-9]+]] = zext i16 [[USA_SAT]] to i39 // UNSIGNED-NEXT: [[USA_SAT_RESIZE:%[a-z0-9]+]] = zext i16 [[USA_SAT]] to i39
// UNSIGNED-NEXT: [[I_RESIZE:%[a-z0-9]+]] = sext i32 [[I]] to i39 // UNSIGNED-NEXT: [[I_RESIZE:%[a-z0-9]+]] = sext i32 [[I]] to i39
// UNSIGNED-NEXT: [[I_UPSCALE:%[a-z0-9]+]] = shl i39 [[I_RESIZE]], 7 // UNSIGNED-NEXT: [[I_UPSCALE:%[a-z0-9]+]] = shl i39 [[I_RESIZE]], 7
// UNSIGNED-NEXT: [[SUM:%[0-9]+]] = call i39 @llvm.uadd.sat.i39(i39 [[USA_SAT_RESIZE]], i39 [[I_UPSCALE]]) // UNSIGNED-NEXT: [[SUM:%[0-9]+]] = call i39 @llvm.sadd.sat.i39(i39 [[USA_SAT_RESIZE]], i39 [[I_UPSCALE]])
// UNSIGNED-NEXT: [[USE_MAX:%[0-9]+]] = icmp sgt i39 [[SUM]], 32767 // UNSIGNED-NEXT: [[USE_MAX:%[0-9]+]] = icmp sgt i39 [[SUM]], 32767
// UNSIGNED-NEXT: [[RESULT:%[a-z0-9]+]] = select i1 [[USE_MAX]], i39 32767, i39 [[SUM]] // UNSIGNED-NEXT: [[RESULT:%[a-z0-9]+]] = select i1 [[USE_MAX]], i39 32767, i39 [[SUM]]
// UNSIGNED-NEXT: [[USE_MIN:%[0-9]+]] = icmp slt i39 [[RESULT]], 0 // UNSIGNED-NEXT: [[USE_MIN:%[0-9]+]] = icmp slt i39 [[RESULT]], 0
// UNSIGNED-NEXT: [[RESULT2:%[a-z0-9]+]] = select i1 [[USE_MIN]], i39 0, i39 [[RESULT]] // UNSIGNED-NEXT: [[RESULT2:%[a-z0-9]+]] = select i1 [[USE_MIN]], i39 0, i39 [[RESULT]]
// UNSIGNED-NEXT: [[RESULT:%[a-z0-9]+]] = trunc i39 [[RESULT2]] to i16 // UNSIGNED-NEXT: [[RESULT:%[a-z0-9]+]] = trunc i39 [[RESULT2]] to i16
// CHECK-NEXT: store i16 [[RESULT]], i16* %usa_sat, align 2 // CHECK-NEXT: store i16 [[RESULT]], i16* %usa_sat, align 2
usa_sat = usa_sat + i; usa_sat = usa_sat + i;
} }

clang/test/Frontend/fixed_point_div.c

Show First 20 Lines • Show All 291 Lines • ▼ Show 20 Linesvoid IntDivision() {
// CHECK-NEXT: store i16 [[RESIZE6]], i16* %sa, align 2 // CHECK-NEXT: store i16 [[RESIZE6]], i16* %sa, align 2
sa = sa / ui; sa = sa / ui;
// CHECK: [[TMP6:%.*]] = load i16, i16* %usa, align 2 // CHECK: [[TMP6:%.*]] = load i16, i16* %usa, align 2
// CHECK-NEXT: [[TMP7:%.*]] = load i32, i32* %i, align 4 // CHECK-NEXT: [[TMP7:%.*]] = load i32, i32* %i, align 4
// SIGNED-NEXT: [[RESIZE7:%.*]] = zext i16 [[TMP6]] to i40 // SIGNED-NEXT: [[RESIZE7:%.*]] = zext i16 [[TMP6]] to i40
// SIGNED-NEXT: [[RESIZE8:%.*]] = sext i32 [[TMP7]] to i40 // SIGNED-NEXT: [[RESIZE8:%.*]] = sext i32 [[TMP7]] to i40
// SIGNED-NEXT: [[UPSCALE9:%.*]] = shl i40 [[RESIZE8]], 8 // SIGNED-NEXT: [[UPSCALE9:%.*]] = shl i40 [[RESIZE8]], 8
// SIGNED-NEXT: [[TMP8:%.*]] = call i40 @llvm.udiv.fix.i40(i40 [[RESIZE7]], i40 [[UPSCALE9]], i32 8) // SIGNED-NEXT: [[TMP8:%.*]] = call i40 @llvm.sdiv.fix.i40(i40 [[RESIZE7]], i40 [[UPSCALE9]], i32 8)
// SIGNED-NEXT: [[RESIZE10:%.*]] = trunc i40 [[TMP8]] to i16 // SIGNED-NEXT: [[RESIZE10:%.*]] = trunc i40 [[TMP8]] to i16
// UNSIGNED-NEXT: [[RESIZE7:%.*]] = zext i16 [[TMP6]] to i39 // UNSIGNED-NEXT: [[RESIZE7:%.*]] = zext i16 [[TMP6]] to i39
// UNSIGNED-NEXT: [[RESIZE8:%.*]] = sext i32 [[TMP7]] to i39 // UNSIGNED-NEXT: [[RESIZE8:%.*]] = sext i32 [[TMP7]] to i39
// UNSIGNED-NEXT: [[UPSCALE9:%.*]] = shl i39 [[RESIZE8]], 7 // UNSIGNED-NEXT: [[UPSCALE9:%.*]] = shl i39 [[RESIZE8]], 7
// UNSIGNED-NEXT: [[TMP8:%.*]] = call i39 @llvm.udiv.fix.i39(i39 [[RESIZE7]], i39 [[UPSCALE9]], i32 7) // UNSIGNED-NEXT: [[TMP8:%.*]] = call i39 @llvm.sdiv.fix.i39(i39 [[RESIZE7]], i39 [[UPSCALE9]], i32 7)
// UNSIGNED-NEXT: [[RESIZE10:%.*]] = trunc i39 [[TMP8]] to i16 // UNSIGNED-NEXT: [[RESIZE10:%.*]] = trunc i39 [[TMP8]] to i16
// CHECK-NEXT: store i16 [[RESIZE10]], i16* %usa, align 2 // CHECK-NEXT: store i16 [[RESIZE10]], i16* %usa, align 2
usa = usa / i; usa = usa / i;
// CHECK: [[TMP9:%.*]] = load i16, i16* %usa, align 2 // CHECK: [[TMP9:%.*]] = load i16, i16* %usa, align 2
// CHECK-NEXT: [[TMP10:%.*]] = load i32, i32* %ui, align 4 // CHECK-NEXT: [[TMP10:%.*]] = load i32, i32* %ui, align 4
// SIGNED-NEXT: [[RESIZE11:%.*]] = zext i16 [[TMP9]] to i40 // SIGNED-NEXT: [[RESIZE11:%.*]] = zext i16 [[TMP9]] to i40
// SIGNED-NEXT: [[RESIZE12:%.*]] = zext i32 [[TMP10]] to i40 // SIGNED-NEXT: [[RESIZE12:%.*]] = zext i32 [[TMP10]] to i40
▲ Show 20 Lines • Show All 156 Lines • ▼ Show 20 Linesvoid SaturatedDivision() {
// UNSIGNED-NEXT: store i16 [[SUM_EXT]], i16* %uf_sat, align 2 // UNSIGNED-NEXT: store i16 [[SUM_EXT]], i16* %uf_sat, align 2
uf_sat = uf_sat / uf_sat; uf_sat = uf_sat / uf_sat;
// CHECK: [[USA_SAT:%[0-9]+]] = load i16, i16* %usa_sat, align 2 // CHECK: [[USA_SAT:%[0-9]+]] = load i16, i16* %usa_sat, align 2
// CHECK-NEXT: [[I:%[0-9]+]] = load i32, i32* %i, align 4 // CHECK-NEXT: [[I:%[0-9]+]] = load i32, i32* %i, align 4
// SIGNED-NEXT: [[USA_SAT_RESIZE:%[a-z0-9]+]] = zext i16 [[USA_SAT]] to i40 // SIGNED-NEXT: [[USA_SAT_RESIZE:%[a-z0-9]+]] = zext i16 [[USA_SAT]] to i40
// SIGNED-NEXT: [[I_RESIZE:%[a-z0-9]+]] = sext i32 [[I]] to i40 // SIGNED-NEXT: [[I_RESIZE:%[a-z0-9]+]] = sext i32 [[I]] to i40
// SIGNED-NEXT: [[I_UPSCALE:%[a-z0-9]+]] = shl i40 [[I_RESIZE]], 8 // SIGNED-NEXT: [[I_UPSCALE:%[a-z0-9]+]] = shl i40 [[I_RESIZE]], 8
// SIGNED-NEXT: [[SUM:%[0-9]+]] = call i40 @llvm.udiv.fix.sat.i40(i40 [[USA_SAT_RESIZE]], i40 [[I_UPSCALE]], i32 8) // SIGNED-NEXT: [[SUM:%[0-9]+]] = call i40 @llvm.sdiv.fix.sat.i40(i40 [[USA_SAT_RESIZE]], i40 [[I_UPSCALE]], i32 8)
// SIGNED-NEXT: [[USE_MAX:%[0-9]+]] = icmp sgt i40 [[SUM]], 65535 // SIGNED-NEXT: [[USE_MAX:%[0-9]+]] = icmp sgt i40 [[SUM]], 65535
// SIGNED-NEXT: [[RESULT:%[a-z0-9]+]] = select i1 [[USE_MAX]], i40 65535, i40 [[SUM]] // SIGNED-NEXT: [[RESULT:%[a-z0-9]+]] = select i1 [[USE_MAX]], i40 65535, i40 [[SUM]]
// SIGNED-NEXT: [[USE_MIN:%[0-9]+]] = icmp slt i40 [[RESULT]], 0 // SIGNED-NEXT: [[USE_MIN:%[0-9]+]] = icmp slt i40 [[RESULT]], 0
// SIGNED-NEXT: [[RESULT2:%[a-z0-9]+]] = select i1 [[USE_MIN]], i40 0, i40 [[RESULT]] // SIGNED-NEXT: [[RESULT2:%[a-z0-9]+]] = select i1 [[USE_MIN]], i40 0, i40 [[RESULT]]
// SIGNED-NEXT: [[RESULT:%[a-z0-9]+]] = trunc i40 [[RESULT2]] to i16 // SIGNED-NEXT: [[RESULT:%[a-z0-9]+]] = trunc i40 [[RESULT2]] to i16
// UNSIGNED-NEXT: [[USA_SAT_RESIZE:%[a-z0-9]+]] = zext i16 [[USA_SAT]] to i39 // UNSIGNED-NEXT: [[USA_SAT_RESIZE:%[a-z0-9]+]] = zext i16 [[USA_SAT]] to i39
// UNSIGNED-NEXT: [[I_RESIZE:%[a-z0-9]+]] = sext i32 [[I]] to i39 // UNSIGNED-NEXT: [[I_RESIZE:%[a-z0-9]+]] = sext i32 [[I]] to i39
// UNSIGNED-NEXT: [[I_UPSCALE:%[a-z0-9]+]] = shl i39 [[I_RESIZE]], 7 // UNSIGNED-NEXT: [[I_UPSCALE:%[a-z0-9]+]] = shl i39 [[I_RESIZE]], 7
// UNSIGNED-NEXT: [[SUM:%[0-9]+]] = call i39 @llvm.udiv.fix.sat.i39(i39 [[USA_SAT_RESIZE]], i39 [[I_UPSCALE]], i32 7) // UNSIGNED-NEXT: [[SUM:%[0-9]+]] = call i39 @llvm.sdiv.fix.sat.i39(i39 [[USA_SAT_RESIZE]], i39 [[I_UPSCALE]], i32 7)
// UNSIGNED-NEXT: [[USE_MAX:%[0-9]+]] = icmp sgt i39 [[SUM]], 32767 // UNSIGNED-NEXT: [[USE_MAX:%[0-9]+]] = icmp sgt i39 [[SUM]], 32767
// UNSIGNED-NEXT: [[RESULT:%[a-z0-9]+]] = select i1 [[USE_MAX]], i39 32767, i39 [[SUM]] // UNSIGNED-NEXT: [[RESULT:%[a-z0-9]+]] = select i1 [[USE_MAX]], i39 32767, i39 [[SUM]]
// UNSIGNED-NEXT: [[USE_MIN:%[0-9]+]] = icmp slt i39 [[RESULT]], 0 // UNSIGNED-NEXT: [[USE_MIN:%[0-9]+]] = icmp slt i39 [[RESULT]], 0
// UNSIGNED-NEXT: [[RESULT2:%[a-z0-9]+]] = select i1 [[USE_MIN]], i39 0, i39 [[RESULT]] // UNSIGNED-NEXT: [[RESULT2:%[a-z0-9]+]] = select i1 [[USE_MIN]], i39 0, i39 [[RESULT]]
// UNSIGNED-NEXT: [[RESULT:%[a-z0-9]+]] = trunc i39 [[RESULT2]] to i16 // UNSIGNED-NEXT: [[RESULT:%[a-z0-9]+]] = trunc i39 [[RESULT2]] to i16
// CHECK-NEXT: store i16 [[RESULT]], i16* %usa_sat, align 2 // CHECK-NEXT: store i16 [[RESULT]], i16* %usa_sat, align 2
usa_sat = usa_sat / i; usa_sat = usa_sat / i;
} }

clang/test/Frontend/fixed_point_mul.c

Show First 20 Lines • Show All 270 Lines • ▼ Show 20 Linesvoid IntMultiplication() {
// CHECK-NEXT: store i16 [[RESIZE6]], i16* %sa, align 2 // CHECK-NEXT: store i16 [[RESIZE6]], i16* %sa, align 2
sa = sa * ui; sa = sa * ui;
// CHECK: [[TMP6:%.*]] = load i16, i16* %usa, align 2 // CHECK: [[TMP6:%.*]] = load i16, i16* %usa, align 2
// CHECK-NEXT: [[TMP7:%.*]] = load i32, i32* %i, align 4 // CHECK-NEXT: [[TMP7:%.*]] = load i32, i32* %i, align 4
// SIGNED-NEXT: [[RESIZE7:%.*]] = zext i16 [[TMP6]] to i40 // SIGNED-NEXT: [[RESIZE7:%.*]] = zext i16 [[TMP6]] to i40
// SIGNED-NEXT: [[RESIZE8:%.*]] = sext i32 [[TMP7]] to i40 // SIGNED-NEXT: [[RESIZE8:%.*]] = sext i32 [[TMP7]] to i40
// SIGNED-NEXT: [[UPSCALE9:%.*]] = shl i40 [[RESIZE8]], 8 // SIGNED-NEXT: [[UPSCALE9:%.*]] = shl i40 [[RESIZE8]], 8
// SIGNED-NEXT: [[TMP8:%.*]] = call i40 @llvm.umul.fix.i40(i40 [[RESIZE7]], i40 [[UPSCALE9]], i32 8) // SIGNED-NEXT: [[TMP8:%.*]] = call i40 @llvm.smul.fix.i40(i40 [[RESIZE7]], i40 [[UPSCALE9]], i32 8)
// SIGNED-NEXT: [[RESIZE10:%.*]] = trunc i40 [[TMP8]] to i16 // SIGNED-NEXT: [[RESIZE10:%.*]] = trunc i40 [[TMP8]] to i16
// UNSIGNED-NEXT: [[RESIZE7:%.*]] = zext i16 [[TMP6]] to i39 // UNSIGNED-NEXT: [[RESIZE7:%.*]] = zext i16 [[TMP6]] to i39
// UNSIGNED-NEXT: [[RESIZE8:%.*]] = sext i32 [[TMP7]] to i39 // UNSIGNED-NEXT: [[RESIZE8:%.*]] = sext i32 [[TMP7]] to i39
// UNSIGNED-NEXT: [[UPSCALE9:%.*]] = shl i39 [[RESIZE8]], 7 // UNSIGNED-NEXT: [[UPSCALE9:%.*]] = shl i39 [[RESIZE8]], 7
// UNSIGNED-NEXT: [[TMP8:%.*]] = call i39 @llvm.umul.fix.i39(i39 [[RESIZE7]], i39 [[UPSCALE9]], i32 7) // UNSIGNED-NEXT: [[TMP8:%.*]] = call i39 @llvm.smul.fix.i39(i39 [[RESIZE7]], i39 [[UPSCALE9]], i32 7)
// UNSIGNED-NEXT: [[RESIZE10:%.*]] = trunc i39 [[TMP8]] to i16 // UNSIGNED-NEXT: [[RESIZE10:%.*]] = trunc i39 [[TMP8]] to i16
// CHECK-NEXT: store i16 [[RESIZE10]], i16* %usa, align 2 // CHECK-NEXT: store i16 [[RESIZE10]], i16* %usa, align 2
usa = usa * i; usa = usa * i;
// CHECK: [[TMP9:%.*]] = load i16, i16* %usa, align 2 // CHECK: [[TMP9:%.*]] = load i16, i16* %usa, align 2
// CHECK-NEXT: [[TMP10:%.*]] = load i32, i32* %ui, align 4 // CHECK-NEXT: [[TMP10:%.*]] = load i32, i32* %ui, align 4
// SIGNED-NEXT: [[RESIZE11:%.*]] = zext i16 [[TMP9]] to i40 // SIGNED-NEXT: [[RESIZE11:%.*]] = zext i16 [[TMP9]] to i40
// SIGNED-NEXT: [[RESIZE12:%.*]] = zext i32 [[TMP10]] to i40 // SIGNED-NEXT: [[RESIZE12:%.*]] = zext i32 [[TMP10]] to i40
▲ Show 20 Lines • Show All 156 Lines • ▼ Show 20 Linesvoid SaturatedMultiplication() {
// UNSIGNED-NEXT: store i16 [[SUM_EXT]], i16* %uf_sat, align 2 // UNSIGNED-NEXT: store i16 [[SUM_EXT]], i16* %uf_sat, align 2
uf_sat = uf_sat * uf_sat; uf_sat = uf_sat * uf_sat;
// CHECK: [[USA_SAT:%[0-9]+]] = load i16, i16* %usa_sat, align 2 // CHECK: [[USA_SAT:%[0-9]+]] = load i16, i16* %usa_sat, align 2
// CHECK-NEXT: [[I:%[0-9]+]] = load i32, i32* %i, align 4 // CHECK-NEXT: [[I:%[0-9]+]] = load i32, i32* %i, align 4
// SIGNED-NEXT: [[USA_SAT_RESIZE:%[a-z0-9]+]] = zext i16 [[USA_SAT]] to i40 // SIGNED-NEXT: [[USA_SAT_RESIZE:%[a-z0-9]+]] = zext i16 [[USA_SAT]] to i40
// SIGNED-NEXT: [[I_RESIZE:%[a-z0-9]+]] = sext i32 [[I]] to i40 // SIGNED-NEXT: [[I_RESIZE:%[a-z0-9]+]] = sext i32 [[I]] to i40
// SIGNED-NEXT: [[I_UPSCALE:%[a-z0-9]+]] = shl i40 [[I_RESIZE]], 8 // SIGNED-NEXT: [[I_UPSCALE:%[a-z0-9]+]] = shl i40 [[I_RESIZE]], 8
// SIGNED-NEXT: [[SUM:%[0-9]+]] = call i40 @llvm.umul.fix.sat.i40(i40 [[USA_SAT_RESIZE]], i40 [[I_UPSCALE]], i32 8) // SIGNED-NEXT: [[SUM:%[0-9]+]] = call i40 @llvm.smul.fix.sat.i40(i40 [[USA_SAT_RESIZE]], i40 [[I_UPSCALE]], i32 8)
// SIGNED-NEXT: [[USE_MAX:%[0-9]+]] = icmp sgt i40 [[SUM]], 65535 // SIGNED-NEXT: [[USE_MAX:%[0-9]+]] = icmp sgt i40 [[SUM]], 65535
// SIGNED-NEXT: [[RESULT:%[a-z0-9]+]] = select i1 [[USE_MAX]], i40 65535, i40 [[SUM]] // SIGNED-NEXT: [[RESULT:%[a-z0-9]+]] = select i1 [[USE_MAX]], i40 65535, i40 [[SUM]]
// SIGNED-NEXT: [[USE_MIN:%[0-9]+]] = icmp slt i40 [[RESULT]], 0 // SIGNED-NEXT: [[USE_MIN:%[0-9]+]] = icmp slt i40 [[RESULT]], 0
// SIGNED-NEXT: [[RESULT2:%[a-z0-9]+]] = select i1 [[USE_MIN]], i40 0, i40 [[RESULT]] // SIGNED-NEXT: [[RESULT2:%[a-z0-9]+]] = select i1 [[USE_MIN]], i40 0, i40 [[RESULT]]
// SIGNED-NEXT: [[RESULT:%[a-z0-9]+]] = trunc i40 [[RESULT2]] to i16 // SIGNED-NEXT: [[RESULT:%[a-z0-9]+]] = trunc i40 [[RESULT2]] to i16
// UNSIGNED-NEXT: [[USA_SAT_RESIZE:%[a-z0-9]+]] = zext i16 [[USA_SAT]] to i39 // UNSIGNED-NEXT: [[USA_SAT_RESIZE:%[a-z0-9]+]] = zext i16 [[USA_SAT]] to i39
// UNSIGNED-NEXT: [[I_RESIZE:%[a-z0-9]+]] = sext i32 [[I]] to i39 // UNSIGNED-NEXT: [[I_RESIZE:%[a-z0-9]+]] = sext i32 [[I]] to i39
// UNSIGNED-NEXT: [[I_UPSCALE:%[a-z0-9]+]] = shl i39 [[I_RESIZE]], 7 // UNSIGNED-NEXT: [[I_UPSCALE:%[a-z0-9]+]] = shl i39 [[I_RESIZE]], 7
// UNSIGNED-NEXT: [[SUM:%[0-9]+]] = call i39 @llvm.umul.fix.sat.i39(i39 [[USA_SAT_RESIZE]], i39 [[I_UPSCALE]], i32 7) // UNSIGNED-NEXT: [[SUM:%[0-9]+]] = call i39 @llvm.smul.fix.sat.i39(i39 [[USA_SAT_RESIZE]], i39 [[I_UPSCALE]], i32 7)
// UNSIGNED-NEXT: [[USE_MAX:%[0-9]+]] = icmp sgt i39 [[SUM]], 32767 // UNSIGNED-NEXT: [[USE_MAX:%[0-9]+]] = icmp sgt i39 [[SUM]], 32767
// UNSIGNED-NEXT: [[RESULT:%[a-z0-9]+]] = select i1 [[USE_MAX]], i39 32767, i39 [[SUM]] // UNSIGNED-NEXT: [[RESULT:%[a-z0-9]+]] = select i1 [[USE_MAX]], i39 32767, i39 [[SUM]]
// UNSIGNED-NEXT: [[USE_MIN:%[0-9]+]] = icmp slt i39 [[RESULT]], 0 // UNSIGNED-NEXT: [[USE_MIN:%[0-9]+]] = icmp slt i39 [[RESULT]], 0
// UNSIGNED-NEXT: [[RESULT2:%[a-z0-9]+]] = select i1 [[USE_MIN]], i39 0, i39 [[RESULT]] // UNSIGNED-NEXT: [[RESULT2:%[a-z0-9]+]] = select i1 [[USE_MIN]], i39 0, i39 [[RESULT]]
// UNSIGNED-NEXT: [[RESULT:%[a-z0-9]+]] = trunc i39 [[RESULT2]] to i16 // UNSIGNED-NEXT: [[RESULT:%[a-z0-9]+]] = trunc i39 [[RESULT2]] to i16
// CHECK-NEXT: store i16 [[RESULT]], i16* %usa_sat, align 2 // CHECK-NEXT: store i16 [[RESULT]], i16* %usa_sat, align 2
usa_sat = usa_sat * i; usa_sat = usa_sat * i;
} }

clang/test/Frontend/fixed_point_sub.c

Show First 20 Lines • Show All 413 Lines • ▼ Show 20 Linesvoid SaturatedSubtraction() {
// UNSIGNED-NEXT: store i16 [[SUM_EXT]], i16* %uf_sat, align 2 // UNSIGNED-NEXT: store i16 [[SUM_EXT]], i16* %uf_sat, align 2
uf_sat = uf_sat - uf_sat; uf_sat = uf_sat - uf_sat;
// CHECK: [[USA_SAT:%[0-9]+]] = load i16, i16* %usa_sat, align 2 // CHECK: [[USA_SAT:%[0-9]+]] = load i16, i16* %usa_sat, align 2
// CHECK-NEXT: [[I:%[0-9]+]] = load i32, i32* %i, align 4 // CHECK-NEXT: [[I:%[0-9]+]] = load i32, i32* %i, align 4
// SIGNED-NEXT: [[USA_SAT_RESIZE:%[a-z0-9]+]] = zext i16 [[USA_SAT]] to i40 // SIGNED-NEXT: [[USA_SAT_RESIZE:%[a-z0-9]+]] = zext i16 [[USA_SAT]] to i40
// SIGNED-NEXT: [[I_RESIZE:%[a-z0-9]+]] = sext i32 [[I]] to i40 // SIGNED-NEXT: [[I_RESIZE:%[a-z0-9]+]] = sext i32 [[I]] to i40
// SIGNED-NEXT: [[I_UPSCALE:%[a-z0-9]+]] = shl i40 [[I_RESIZE]], 8 // SIGNED-NEXT: [[I_UPSCALE:%[a-z0-9]+]] = shl i40 [[I_RESIZE]], 8
// SIGNED-NEXT: [[SUM:%[0-9]+]] = call i40 @llvm.usub.sat.i40(i40 [[USA_SAT_RESIZE]], i40 [[I_UPSCALE]]) // SIGNED-NEXT: [[SUM:%[0-9]+]] = call i40 @llvm.ssub.sat.i40(i40 [[USA_SAT_RESIZE]], i40 [[I_UPSCALE]])
// SIGNED-NEXT: [[USE_MAX:%[0-9]+]] = icmp sgt i40 [[SUM]], 65535 // SIGNED-NEXT: [[USE_MAX:%[0-9]+]] = icmp sgt i40 [[SUM]], 65535
// SIGNED-NEXT: [[RESULT:%[a-z0-9]+]] = select i1 [[USE_MAX]], i40 65535, i40 [[SUM]] // SIGNED-NEXT: [[RESULT:%[a-z0-9]+]] = select i1 [[USE_MAX]], i40 65535, i40 [[SUM]]
// SIGNED-NEXT: [[USE_MIN:%[0-9]+]] = icmp slt i40 [[RESULT]], 0 // SIGNED-NEXT: [[USE_MIN:%[0-9]+]] = icmp slt i40 [[RESULT]], 0
// SIGNED-NEXT: [[RESULT2:%[a-z0-9]+]] = select i1 [[USE_MIN]], i40 0, i40 [[RESULT]] // SIGNED-NEXT: [[RESULT2:%[a-z0-9]+]] = select i1 [[USE_MIN]], i40 0, i40 [[RESULT]]
// SIGNED-NEXT: [[RESULT:%[a-z0-9]+]] = trunc i40 [[RESULT2]] to i16 // SIGNED-NEXT: [[RESULT:%[a-z0-9]+]] = trunc i40 [[RESULT2]] to i16
// UNSIGNED-NEXT: [[USA_SAT_RESIZE:%[a-z0-9]+]] = zext i16 [[USA_SAT]] to i39 // UNSIGNED-NEXT: [[USA_SAT_RESIZE:%[a-z0-9]+]] = zext i16 [[USA_SAT]] to i39
// UNSIGNED-NEXT: [[I_RESIZE:%[a-z0-9]+]] = sext i32 [[I]] to i39 // UNSIGNED-NEXT: [[I_RESIZE:%[a-z0-9]+]] = sext i32 [[I]] to i39
// UNSIGNED-NEXT: [[I_UPSCALE:%[a-z0-9]+]] = shl i39 [[I_RESIZE]], 7 // UNSIGNED-NEXT: [[I_UPSCALE:%[a-z0-9]+]] = shl i39 [[I_RESIZE]], 7
// UNSIGNED-NEXT: [[SUM:%[0-9]+]] = call i39 @llvm.usub.sat.i39(i39 [[USA_SAT_RESIZE]], i39 [[I_UPSCALE]]) // UNSIGNED-NEXT: [[SUM:%[0-9]+]] = call i39 @llvm.ssub.sat.i39(i39 [[USA_SAT_RESIZE]], i39 [[I_UPSCALE]])
// UNSIGNED-NEXT: [[USE_MAX:%[0-9]+]] = icmp sgt i39 [[SUM]], 32767 // UNSIGNED-NEXT: [[USE_MAX:%[0-9]+]] = icmp sgt i39 [[SUM]], 32767
// UNSIGNED-NEXT: [[RESULT:%[a-z0-9]+]] = select i1 [[USE_MAX]], i39 32767, i39 [[SUM]] // UNSIGNED-NEXT: [[RESULT:%[a-z0-9]+]] = select i1 [[USE_MAX]], i39 32767, i39 [[SUM]]
// UNSIGNED-NEXT: [[USE_MIN:%[0-9]+]] = icmp slt i39 [[RESULT]], 0 // UNSIGNED-NEXT: [[USE_MIN:%[0-9]+]] = icmp slt i39 [[RESULT]], 0
// UNSIGNED-NEXT: [[RESULT2:%[a-z0-9]+]] = select i1 [[USE_MIN]], i39 0, i39 [[RESULT]] // UNSIGNED-NEXT: [[RESULT2:%[a-z0-9]+]] = select i1 [[USE_MIN]], i39 0, i39 [[RESULT]]
// UNSIGNED-NEXT: [[RESULT:%[a-z0-9]+]] = trunc i39 [[RESULT2]] to i16 // UNSIGNED-NEXT: [[RESULT:%[a-z0-9]+]] = trunc i39 [[RESULT2]] to i16
// CHECK-NEXT: store i16 [[RESULT]], i16* %usa_sat, align 2 // CHECK-NEXT: store i16 [[RESULT]], i16* %usa_sat, align 2
usa_sat = usa_sat - i; usa_sat = usa_sat - i;
} }