This is an archive of the discontinued LLVM Phabricator instance.

[AVR] Decode single register instructions
ClosedPublic

Authored by aykevl on Jun 16 2020, 2:15 PM.

Details

Summary

This is a set of instructions that take just a single register as an operand, with no immediates. Because all instructions share the same format, I haven't added exhaustive bit testing to all instructions but just to the inc instruction.

Diff Detail

Event Timeline

aykevl created this revision.Jun 16 2020, 2:15 PM
dylanmckay requested changes to this revision.Jun 17 2020, 10:51 PM
dylanmckay added inline comments.
llvm/lib/Target/AVR/Disassembler/AVRDisassembler.cpp
159

Fit to 80 columns (ref)

My own OCD: prefer return on a new line

This revision now requires changes to proceed.Jun 17 2020, 10:51 PM
aykevl updated this revision to Diff 271645.Jun 18 2020, 3:32 AM
  • updated formatting

This isn't exactly 80 chars, but it's a lot better than before. I agree that this style return is more readable. I'm not sure cutting those last two or so characters will make the code more readable.

dylanmckay accepted this revision.Jun 18 2020, 10:13 PM
This revision is now accepted and ready to land.Jun 18 2020, 10:14 PM
This revision was automatically updated to reflect the committed changes.