This is an archive of the discontinued LLVM Phabricator instance.

[tablegen] Improve performance on *GenRegisterInfo.inc by replacing SparseVector with BitVector. NFC
ClosedPublic

Authored by dsanders on Jun 7 2018, 2:27 PM.

Details

Diff Detail

Repository
rL LLVM

Event Timeline

dsanders created this revision.Jun 7 2018, 2:27 PM
bogner accepted this revision.Jun 7 2018, 11:05 PM

This makes a lot of sense, especially given that the change to use SparseBitVector here instead of std::set specifically called out that this was to improve cases where there were dense register files. LGTM.

This revision is now accepted and ready to land.Jun 7 2018, 11:05 PM
This revision was automatically updated to reflect the committed changes.