This is an archive of the discontinued LLVM Phabricator instance.

Differential D41339

[RISCV] Add Defs Uses information for c.jal and c.addi4spn
ClosedPublic

Authored by shiva0217 on Dec 17 2017, 5:53 PM.

Details

Reviewers
asb
Commits
rG8cb894b34b1a: [RISCV] Add Defs Uses information for c.jal and c.addi4spn
rL321643: [RISCV] Add Defs Uses information for c.jal and c.addi4spn
Summary

Add Defs Uses information for c.jal and c.addi4spn

Diff Detail

Repository
rL LLVM

Event Timeline

shiva0217 created this revision.Dec 17 2017, 5:53 PM
Herald added subscribers: sabuasal, jordy.potman.lists, simoncook and 2 others. · View Herald TranscriptDec 17 2017, 5:53 PM
asb accepted this revision.Dec 18 2017, 2:31 AM

Thanks!

This revision is now accepted and ready to land.Dec 18 2017, 2:31 AM
Closed by commit rL321643: [RISCV] Add Defs Uses information for c.jal and c.addi4spn (authored by asb). · Explain WhyJan 2 2018, 4:10 AM
This revision was automatically updated to reflect the committed changes.

Revision Contents

PathSize
llvm/
trunk/
lib/
Target/
RISCV/
4 lines

Diff 128407

llvm/trunk/lib/Target/RISCV/RISCVInstrInfoC.td

Show First 20 Lines • Show All 171 Lines • ▼ Show 20 Lines
} }
//===----------------------------------------------------------------------===// //===----------------------------------------------------------------------===//
// Instructions // Instructions
//===----------------------------------------------------------------------===// //===----------------------------------------------------------------------===//
let Predicates = [HasStdExtC] in { let Predicates = [HasStdExtC] in {
let hasSideEffects = 0, mayLoad = 0, mayStore = 0 in let hasSideEffects = 0, mayLoad = 0, mayStore = 0, Uses = [X2] in
def C_ADDI4SPN : RVInst16CIW<0b000, 0b00, (outs GPRC:$rd), def C_ADDI4SPN : RVInst16CIW<0b000, 0b00, (outs GPRC:$rd),
(ins SP:$rs1, uimm10_lsb00nonzero:$imm), (ins SP:$rs1, uimm10_lsb00nonzero:$imm),
"c.addi4spn", "$rd, $rs1, $imm"> { "c.addi4spn", "$rd, $rs1, $imm"> {
bits<5> rs1; bits<5> rs1;
let Inst{12-11} = imm{5-4}; let Inst{12-11} = imm{5-4};
let Inst{10-7} = imm{9-6}; let Inst{10-7} = imm{9-6};
let Inst{6} = imm{2}; let Inst{6} = imm{2};
let Inst{5} = imm{3}; let Inst{5} = imm{3};
▲ Show 20 Lines • Show All 66 Lines • ▼ Show 20 Lines
def C_ADDI : RVInst16CI<0b000, 0b01, (outs GPRNoX0:$rd_wb), def C_ADDI : RVInst16CI<0b000, 0b01, (outs GPRNoX0:$rd_wb),
(ins GPRNoX0:$rd, simm6:$imm), (ins GPRNoX0:$rd, simm6:$imm),
"c.addi", "$rd, $imm"> { "c.addi", "$rd, $imm"> {
let Constraints = "$rd = $rd_wb"; let Constraints = "$rd = $rd_wb";
let Inst{6-2} = imm{4-0}; let Inst{6-2} = imm{4-0};
} }
let hasSideEffects = 0, mayLoad = 0, mayStore = 0, isCall = 1, let hasSideEffects = 0, mayLoad = 0, mayStore = 0, isCall = 1,
DecoderNamespace = "RISCV32Only_" in DecoderNamespace = "RISCV32Only_", Defs = [X1] in
def C_JAL : RVInst16CJ<0b001, 0b01, (outs), (ins simm12_lsb0:$offset), def C_JAL : RVInst16CJ<0b001, 0b01, (outs), (ins simm12_lsb0:$offset),
"c.jal", "$offset">, "c.jal", "$offset">,
Requires<[IsRV32]>; Requires<[IsRV32]>;
let hasSideEffects = 0, mayLoad = 0, mayStore = 0 in let hasSideEffects = 0, mayLoad = 0, mayStore = 0 in
def C_ADDIW : RVInst16CI<0b001, 0b01, (outs GPRNoX0:$rd_wb), def C_ADDIW : RVInst16CI<0b001, 0b01, (outs GPRNoX0:$rd_wb),
(ins GPRNoX0:$rd, simm6:$imm), (ins GPRNoX0:$rd, simm6:$imm),
"c.addiw", "$rd, $imm">, "c.addiw", "$rd, $imm">,
▲ Show 20 Lines • Show All 148 Lines • Show Last 20 Lines