This is an archive of the discontinued LLVM Phabricator instance.

[mips][mt][6/7] Add support for mftr, mttr instructions.
ClosedPublic

Authored by sdardis on Jul 11 2017, 5:06 AM.

Details

Summary

Unlike many other instructions, these instructions have aliases which
take coprocessor registers, gpr register, accumulator (and dsp accumulator)
registers, floating point registers, floating point control registers and
coprocessor 2 data and control operands.c

For the moment, these aliases are treated as pseudo instructions which are
expanded into the underlying instruction. As a result, disassembling these
instructions shows the underlying instruction and not the alias.

Event Timeline

sdardis created this revision.Jul 11 2017, 5:06 AM
This revision is now accepted and ready to land.Jul 11 2017, 9:07 AM
This revision was automatically updated to reflect the committed changes.