This is an archive of the discontinued LLVM Phabricator instance.

TableGen: Allow signed immediates for instruction aliases
ClosedPublic

Authored by dcederman on Nov 23 2016, 7:08 AM.

Reviewers

stoklund
arsenm

Commits

dcederman retitled this revision from to TableGen: Allow signed immediates for instruction aliases.

dcederman updated this object.

dcederman added a reviewer: stoklund.

dcederman added a subscriber: llvm-commits.

LGTM

This revision is now accepted and ready to land.Nov 23 2016, 8:35 AM

This revision was automatically updated to reflect the committed changes.

Path

Size

utils/

TableGen/

2 lines

Show First 20 Lines • Show All 873 Lines • ▼ Show 20 Lines	for (auto &Alias : Aliases.second) {
break;		break;
}		}
case CodeGenInstAlias::ResultOperand::K_Imm: {		case CodeGenInstAlias::ResultOperand::K_Imm: {
// Just because the alias has an immediate result, doesn't mean the		// Just because the alias has an immediate result, doesn't mean the
// MCInst will. An MCExpr could be present, for example.		// MCInst will. An MCExpr could be present, for example.
IAP.addCond(Op + ".isImm()");		IAP.addCond(Op + ".isImm()");

Cond = Op + ".getImm() == " +		Cond = Op + ".getImm() == " +
llvm::utostr(CGA.ResultOperands[i].getImm());		llvm::itostr(CGA.ResultOperands[i].getImm());
IAP.addCond(Cond);		IAP.addCond(Cond);
break;		break;
}		}
case CodeGenInstAlias::ResultOperand::K_Reg:		case CodeGenInstAlias::ResultOperand::K_Reg:
// If this is zero_reg, something's playing tricks we're not		// If this is zero_reg, something's playing tricks we're not
// equipped to handle.		// equipped to handle.
if (!CGA.ResultOperands[i].getRegister()) {		if (!CGA.ResultOperands[i].getRegister()) {
CantHandle = true;		CantHandle = true;
▲ Show 20 Lines • Show All 221 Lines • Show Last 20 Lines