This is an archive of the discontinued LLVM Phabricator instance.

[mips] MIPS32/64 itineraries
ClosedPublic

Authored by sdardis on May 19 2016, 1:58 AM.

Details

Summary

Itineraries for some pre MIPSR6 and EVA instructions. Some pseudo expanded
instructions are marked as having no scheduling info.

Diff Detail

Event Timeline

sdardis updated this revision to Diff 57748.May 19 2016, 1:58 AM
sdardis retitled this revision from to [mips] MIPS32/64 itineraries.
sdardis updated this object.
sdardis added reviewers: dsanders, vkalintiris.
sdardis set the repository for this revision to rL LLVM.
sdardis added a subscriber: llvm-commits.
sdardis updated this revision to Diff 57943.May 20 2016, 9:56 AM
sdardis removed rL LLVM as the repository for this revision.

Corrected some instructions that were lacking data.

sdardis updated this revision to Diff 60148.Jun 9 2016, 2:44 AM

Fix wait instruction definition.

dsanders accepted this revision.Jun 13 2016, 3:20 AM
dsanders edited edge metadata.

LGTM with a variable naming nit in the tests.

test/CodeGen/Mips/cmov.ll
524–532

I4 and I5 were named because they contained the values 4 and 5 respectively. Could you change this so that this is still the case?

This revision is now accepted and ready to land.Jun 13 2016, 3:20 AM
sdardis closed this revision.Jun 14 2016, 2:44 AM

Thanks, committed as rL272648.