This is an archive of the discontinued LLVM Phabricator instance.

[InstCombine] Add simplifications for div/rem with `i1` operands; PR62607
AbandonedPublic

Authored by goldstein.w.n on May 8 2023, 1:30 PM.

Details

Reviewers
spatel
nikic
Summary

This is generally handled already in early CSE and/or generically with
valuetracking.

InstCombine assumes that div/rem with i1 operands will have
already been handled which is not always the case if a non-standard
pipeline is being used:
https://github.com/llvm/llvm-project/issues/62607

This just adds i1 handling to InstructionSimplify so that
InstCombine's assumptions are fulfilled by itself.

Diff Detail

Event Timeline

goldstein.w.n created this revision.May 8 2023, 1:30 PM
Herald added a project: Restricted Project. · View Herald TranscriptMay 8 2023, 1:30 PM
goldstein.w.n requested review of this revision.May 8 2023, 1:30 PM
Herald added a project: Restricted Project. · View Herald TranscriptMay 8 2023, 1:30 PM
nikic resigned from this revision.May 9 2023, 1:58 AM

Looks like this is a duplicate of D150142.

goldstein.w.n abandoned this revision.May 9 2023, 7:50 AM