This is an archive of the discontinued LLVM Phabricator instance.

Differential D137985

[mlir][sparse] fix memory leak in test cases
ClosedPublic

Authored by Peiming on Nov 14 2022, 2:28 PM.

Details

Reviewers
aartbik
nicolasvasilache
Commits
rG2d9d805c74fc: [mlir][sparse] fix memory leak in test cases

Diff Detail

Event Timeline

Peiming created this revision.Nov 14 2022, 2:28 PM
Herald added a reviewer: aartbik. · View Herald TranscriptNov 14 2022, 2:28 PM
Herald added a project: Restricted Project. · View Herald Transcript
Herald added subscribers: Moerafaat, anlunx, bzcheeseman and 20 others. · View Herald Transcript
Peiming requested review of this revision.Nov 14 2022, 2:28 PM
Herald added a reviewer: nicolasvasilache. · View Herald TranscriptNov 14 2022, 2:28 PM
Herald added a project: Restricted Project. · View Herald Transcript
Herald added subscribers: stephenneuendorffer, nicolasvasilache. · View Herald Transcript
aartbik accepted this revision.Nov 14 2022, 2:32 PM
This revision is now accepted and ready to land.Nov 14 2022, 2:32 PM
This revision was landed with ongoing or failed builds.Nov 14 2022, 3:03 PM
Closed by commit rG2d9d805c74fc: [mlir][sparse] fix memory leak in test cases (authored by Peiming). · Explain Why
This revision was automatically updated to reflect the committed changes.
Peiming added a commit: rG2d9d805c74fc: [mlir][sparse] fix memory leak in test cases.
Harbormaster completed remote builds in B197624: Diff 475278.Nov 14 2022, 3:11 PM

Revision Contents

PathSize
mlir/
test/
Integration/
Dialect/
SparseTensor/
CPU/
1 line

Diff 475292

mlir/test/Integration/Dialect/SparseTensor/CPU/sparse_codegen_foreach.mlir

Show First 20 Lines • Show All 245 Lines • ▼ Show 20 Lines func.func @entry() {
// CHECK-NEXT: 2 // CHECK-NEXT: 2
call @foreach_print_3d(%s6): (tensor<7x8x9xf64, #CCCPerm>) -> () call @foreach_print_3d(%s6): (tensor<7x8x9xf64, #CCCPerm>) -> ()
bufferization.dealloc_tensor %s1 : tensor<2x2xf64, #Row> bufferization.dealloc_tensor %s1 : tensor<2x2xf64, #Row>
bufferization.dealloc_tensor %s2 : tensor<2x2xf64, #CSR> bufferization.dealloc_tensor %s2 : tensor<2x2xf64, #CSR>
bufferization.dealloc_tensor %s3 : tensor<2x2xf64, #DCSC> bufferization.dealloc_tensor %s3 : tensor<2x2xf64, #DCSC>
bufferization.dealloc_tensor %s4 : tensor<2x2xf64, #SortedCOO> bufferization.dealloc_tensor %s4 : tensor<2x2xf64, #SortedCOO>
bufferization.dealloc_tensor %s5 : tensor<2x2xf64, #SortedCOOPerm> bufferization.dealloc_tensor %s5 : tensor<2x2xf64, #SortedCOOPerm>
bufferization.dealloc_tensor %s6 : tensor<7x8x9xf64, #CCCPerm>
return return
} }
} }