This is an archive of the discontinued LLVM Phabricator instance.

Differential D119423

[AArch64] Pre-commit multi use shift amount tests for D77316
ClosedPublic

Authored by foad on Feb 10 2022, 2:53 AM.

Details

Reviewers
None
Commits
rG8dca5217dcdd: [AArch64] Pre-commit multi use shift amount tests for D77316

Diff Detail

Unit TestsFailed

TimeTest
60,080 msx64 debian > Clang.CodeGen/RISCV/rvv-intrinsics::vloxseg.c
60,060 msx64 debian > Clang.CodeGen/RISCV/rvv-intrinsics::vlseg.c
60,060 msx64 debian > Clang.CodeGen/RISCV/rvv-intrinsics::vlsegff.c
60,090 msx64 debian > Clang.CodeGen/RISCV/rvv-intrinsics::vluxseg.c
60,110 msx64 debian > Clang.CodeGen/RISCV/rvv-intrinsics-overloaded::vloxseg.c
View Full Test Results (9 Failed)

Event Timeline

foad created this revision.Feb 10 2022, 2:53 AM
Herald added a subscriber: kristof.beyls. · View Herald TranscriptFeb 10 2022, 2:53 AM
foad requested review of this revision.Feb 10 2022, 2:53 AM
Herald added a project: Restricted Project. · View Herald TranscriptFeb 10 2022, 2:53 AM
Herald added a subscriber: llvm-commits. · View Herald Transcript
foad added a child revision: D77316: [AArch64] Add a special case for shifting by (BitWidth - 1) - X.Feb 10 2022, 2:53 AM
Harbormaster completed remote builds in B148689: Diff 407447.Feb 10 2022, 4:18 AM
This revision was not accepted when it landed; it landed in state Needs Review.Feb 11 2022, 12:27 AM
This revision was landed with ongoing or failed builds.
Closed by commit rG8dca5217dcdd: [AArch64] Pre-commit multi use shift amount tests for D77316 (authored by foad). · Explain Why
This revision was automatically updated to reflect the committed changes.
foad added a commit: rG8dca5217dcdd: [AArch64] Pre-commit multi use shift amount tests for D77316.

Revision Contents

PathSize
llvm/
test/
CodeGen/
AArch64/
210 lines

Diff 407447

llvm/test/CodeGen/AArch64/shift-amount-mod.ll

Show First 20 Lines • Show All 50 Lines • ▼ Show 20 Lines
; CHECK-NEXT: str w8, [x0] ; CHECK-NEXT: str w8, [x0]
; CHECK-NEXT: ret ; CHECK-NEXT: ret
%val = load i32, i32* %valptr %val = load i32, i32* %valptr
%negshamt = sub i32 32, %shamt %negshamt = sub i32 32, %shamt
%shifted = shl i32 %val, %negshamt %shifted = shl i32 %val, %negshamt
store i32 %shifted, i32* %valptr store i32 %shifted, i32* %valptr
ret void ret void
} }
define void @modify32_shl_by_negated_multi_use(i32* %valptr, i32 %shamt, i32* %shamtptr) nounwind {
; CHECK-LABEL: modify32_shl_by_negated_multi_use:
; CHECK: // %bb.0:
; CHECK-NEXT: neg w8, w1
; CHECK-NEXT: ldr w9, [x0]
; CHECK-NEXT: mov w10, #32
; CHECK-NEXT: lsl w8, w9, w8
; CHECK-NEXT: sub w9, w10, w1
; CHECK-NEXT: str w8, [x0]
; CHECK-NEXT: str w9, [x2]
; CHECK-NEXT: ret
%val = load i32, i32* %valptr
%negshamt = sub i32 32, %shamt
%shifted = shl i32 %val, %negshamt
store i32 %shifted, i32* %valptr
store i32 %negshamt, i32* %shamtptr
ret void
}
define i64 @reg64_shl_by_negated(i64 %val, i64 %shamt) nounwind { define i64 @reg64_shl_by_negated(i64 %val, i64 %shamt) nounwind {
; CHECK-LABEL: reg64_shl_by_negated: ; CHECK-LABEL: reg64_shl_by_negated:
; CHECK: // %bb.0: ; CHECK: // %bb.0:
; CHECK-NEXT: neg x8, x1 ; CHECK-NEXT: neg x8, x1
; CHECK-NEXT: lsl x0, x0, x8 ; CHECK-NEXT: lsl x0, x0, x8
; CHECK-NEXT: ret ; CHECK-NEXT: ret
%negshamt = sub i64 64, %shamt %negshamt = sub i64 64, %shamt
Show All 33 Lines
; CHECK-NEXT: str x8, [x0] ; CHECK-NEXT: str x8, [x0]
; CHECK-NEXT: ret ; CHECK-NEXT: ret
%val = load i64, i64* %valptr %val = load i64, i64* %valptr
%negshamt = sub i64 64, %shamt %negshamt = sub i64 64, %shamt
%shifted = shl i64 %val, %negshamt %shifted = shl i64 %val, %negshamt
store i64 %shifted, i64* %valptr store i64 %shifted, i64* %valptr
ret void ret void
} }
define void @modify64_shl_by_negated_multi_use(i64* %valptr, i64 %shamt, i64* %shamtptr) nounwind {
; CHECK-LABEL: modify64_shl_by_negated_multi_use:
; CHECK: // %bb.0:
; CHECK-NEXT: neg x8, x1
; CHECK-NEXT: ldr x9, [x0]
; CHECK-NEXT: mov w10, #64
; CHECK-NEXT: lsl x8, x9, x8
; CHECK-NEXT: sub x9, x10, x1
; CHECK-NEXT: str x8, [x0]
; CHECK-NEXT: str x9, [x2]
; CHECK-NEXT: ret
%val = load i64, i64* %valptr
%negshamt = sub i64 64, %shamt
%shifted = shl i64 %val, %negshamt
store i64 %shifted, i64* %valptr
store i64 %negshamt, i64* %shamtptr
ret void
}
; logical shift right ; logical shift right
;------------------------------------------------------------------------------; ;------------------------------------------------------------------------------;
define i32 @reg32_lshr_by_negated(i32 %val, i32 %shamt) nounwind { define i32 @reg32_lshr_by_negated(i32 %val, i32 %shamt) nounwind {
; CHECK-LABEL: reg32_lshr_by_negated: ; CHECK-LABEL: reg32_lshr_by_negated:
; CHECK: // %bb.0: ; CHECK: // %bb.0:
; CHECK-NEXT: neg w8, w1 ; CHECK-NEXT: neg w8, w1
Show All 36 Lines
; CHECK-NEXT: str w8, [x0] ; CHECK-NEXT: str w8, [x0]
; CHECK-NEXT: ret ; CHECK-NEXT: ret
%val = load i32, i32* %valptr %val = load i32, i32* %valptr
%negshamt = sub i32 32, %shamt %negshamt = sub i32 32, %shamt
%shifted = lshr i32 %val, %negshamt %shifted = lshr i32 %val, %negshamt
store i32 %shifted, i32* %valptr store i32 %shifted, i32* %valptr
ret void ret void
} }
define void @modify32_lshr_by_negated_multi_use(i32* %valptr, i32 %shamt, i32* %shamtptr) nounwind {
; CHECK-LABEL: modify32_lshr_by_negated_multi_use:
; CHECK: // %bb.0:
; CHECK-NEXT: neg w8, w1
; CHECK-NEXT: ldr w9, [x0]
; CHECK-NEXT: mov w10, #32
; CHECK-NEXT: lsr w8, w9, w8
; CHECK-NEXT: sub w9, w10, w1
; CHECK-NEXT: str w8, [x0]
; CHECK-NEXT: str w9, [x2]
; CHECK-NEXT: ret
%val = load i32, i32* %valptr
%negshamt = sub i32 32, %shamt
%shifted = lshr i32 %val, %negshamt
store i32 %shifted, i32* %valptr
store i32 %negshamt, i32* %shamtptr
ret void
}
define i64 @reg64_lshr_by_negated(i64 %val, i64 %shamt) nounwind { define i64 @reg64_lshr_by_negated(i64 %val, i64 %shamt) nounwind {
; CHECK-LABEL: reg64_lshr_by_negated: ; CHECK-LABEL: reg64_lshr_by_negated:
; CHECK: // %bb.0: ; CHECK: // %bb.0:
; CHECK-NEXT: neg x8, x1 ; CHECK-NEXT: neg x8, x1
; CHECK-NEXT: lsr x0, x0, x8 ; CHECK-NEXT: lsr x0, x0, x8
; CHECK-NEXT: ret ; CHECK-NEXT: ret
%negshamt = sub i64 64, %shamt %negshamt = sub i64 64, %shamt
Show All 33 Lines
; CHECK-NEXT: str x8, [x0] ; CHECK-NEXT: str x8, [x0]
; CHECK-NEXT: ret ; CHECK-NEXT: ret
%val = load i64, i64* %valptr %val = load i64, i64* %valptr
%negshamt = sub i64 64, %shamt %negshamt = sub i64 64, %shamt
%shifted = lshr i64 %val, %negshamt %shifted = lshr i64 %val, %negshamt
store i64 %shifted, i64* %valptr store i64 %shifted, i64* %valptr
ret void ret void
} }
define void @modify64_lshr_by_negated_multi_use(i64* %valptr, i64 %shamt, i64* %shamtptr) nounwind {
; CHECK-LABEL: modify64_lshr_by_negated_multi_use:
; CHECK: // %bb.0:
; CHECK-NEXT: neg x8, x1
; CHECK-NEXT: ldr x9, [x0]
; CHECK-NEXT: mov w10, #64
; CHECK-NEXT: lsr x8, x9, x8
; CHECK-NEXT: sub x9, x10, x1
; CHECK-NEXT: str x8, [x0]
; CHECK-NEXT: str x9, [x2]
; CHECK-NEXT: ret
%val = load i64, i64* %valptr
%negshamt = sub i64 64, %shamt
%shifted = lshr i64 %val, %negshamt
store i64 %shifted, i64* %valptr
store i64 %negshamt, i64* %shamtptr
ret void
}
; arithmetic shift right ; arithmetic shift right
;------------------------------------------------------------------------------; ;------------------------------------------------------------------------------;
define i32 @reg32_ashr_by_negated(i32 %val, i32 %shamt) nounwind { define i32 @reg32_ashr_by_negated(i32 %val, i32 %shamt) nounwind {
; CHECK-LABEL: reg32_ashr_by_negated: ; CHECK-LABEL: reg32_ashr_by_negated:
; CHECK: // %bb.0: ; CHECK: // %bb.0:
; CHECK-NEXT: neg w8, w1 ; CHECK-NEXT: neg w8, w1
Show All 36 Lines
; CHECK-NEXT: str w8, [x0] ; CHECK-NEXT: str w8, [x0]
; CHECK-NEXT: ret ; CHECK-NEXT: ret
%val = load i32, i32* %valptr %val = load i32, i32* %valptr
%negshamt = sub i32 32, %shamt %negshamt = sub i32 32, %shamt
%shifted = ashr i32 %val, %negshamt %shifted = ashr i32 %val, %negshamt
store i32 %shifted, i32* %valptr store i32 %shifted, i32* %valptr
ret void ret void
} }
define void @modify32_ashr_by_negated_multi_use(i32* %valptr, i32 %shamt, i32* %shamtptr) nounwind {
; CHECK-LABEL: modify32_ashr_by_negated_multi_use:
; CHECK: // %bb.0:
; CHECK-NEXT: neg w8, w1
; CHECK-NEXT: ldr w9, [x0]
; CHECK-NEXT: mov w10, #32
; CHECK-NEXT: asr w8, w9, w8
; CHECK-NEXT: sub w9, w10, w1
; CHECK-NEXT: str w8, [x0]
; CHECK-NEXT: str w9, [x2]
; CHECK-NEXT: ret
%val = load i32, i32* %valptr
%negshamt = sub i32 32, %shamt
%shifted = ashr i32 %val, %negshamt
store i32 %shifted, i32* %valptr
store i32 %negshamt, i32* %shamtptr
ret void
}
define i64 @reg64_ashr_by_negated(i64 %val, i64 %shamt) nounwind { define i64 @reg64_ashr_by_negated(i64 %val, i64 %shamt) nounwind {
; CHECK-LABEL: reg64_ashr_by_negated: ; CHECK-LABEL: reg64_ashr_by_negated:
; CHECK: // %bb.0: ; CHECK: // %bb.0:
; CHECK-NEXT: neg x8, x1 ; CHECK-NEXT: neg x8, x1
; CHECK-NEXT: asr x0, x0, x8 ; CHECK-NEXT: asr x0, x0, x8
; CHECK-NEXT: ret ; CHECK-NEXT: ret
%negshamt = sub i64 64, %shamt %negshamt = sub i64 64, %shamt
Show All 33 Lines
; CHECK-NEXT: str x8, [x0] ; CHECK-NEXT: str x8, [x0]
; CHECK-NEXT: ret ; CHECK-NEXT: ret
%val = load i64, i64* %valptr %val = load i64, i64* %valptr
%negshamt = sub i64 64, %shamt %negshamt = sub i64 64, %shamt
%shifted = ashr i64 %val, %negshamt %shifted = ashr i64 %val, %negshamt
store i64 %shifted, i64* %valptr store i64 %shifted, i64* %valptr
ret void ret void
} }
define void @modify64_ashr_by_negated_multi_use(i64* %valptr, i64 %shamt, i64* %shamtptr) nounwind {
; CHECK-LABEL: modify64_ashr_by_negated_multi_use:
; CHECK: // %bb.0:
; CHECK-NEXT: neg x8, x1
; CHECK-NEXT: ldr x9, [x0]
; CHECK-NEXT: mov w10, #64
; CHECK-NEXT: asr x8, x9, x8
; CHECK-NEXT: sub x9, x10, x1
; CHECK-NEXT: str x8, [x0]
; CHECK-NEXT: str x9, [x2]
; CHECK-NEXT: ret
%val = load i64, i64* %valptr
%negshamt = sub i64 64, %shamt
%shifted = ashr i64 %val, %negshamt
store i64 %shifted, i64* %valptr
store i64 %negshamt, i64* %shamtptr
ret void
}
;==============================================================================; ;==============================================================================;
; the shift amount is complemented (shiftbitwidth - 1 - shiftamt) ; the shift amount is complemented (shiftbitwidth - 1 - shiftamt)
;==============================================================================; ;==============================================================================;
; shift left ; shift left
;------------------------------------------------------------------------------; ;------------------------------------------------------------------------------;
▲ Show 20 Lines • Show All 44 Lines • ▼ Show 20 Lines
; CHECK-NEXT: str w8, [x0] ; CHECK-NEXT: str w8, [x0]
; CHECK-NEXT: ret ; CHECK-NEXT: ret
%val = load i32, i32* %valptr %val = load i32, i32* %valptr
%negshamt = sub i32 31, %shamt %negshamt = sub i32 31, %shamt
%shifted = shl i32 %val, %negshamt %shifted = shl i32 %val, %negshamt
store i32 %shifted, i32* %valptr store i32 %shifted, i32* %valptr
ret void ret void
} }
define void @modify32_shl_by_complemented_multi_use(i32* %valptr, i32 %shamt, i32* %shamtptr) nounwind {
; CHECK-LABEL: modify32_shl_by_complemented_multi_use:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #31
; CHECK-NEXT: ldr w9, [x0]
; CHECK-NEXT: sub w8, w8, w1
; CHECK-NEXT: lsl w9, w9, w8
; CHECK-NEXT: str w9, [x0]
; CHECK-NEXT: str w8, [x2]
; CHECK-NEXT: ret
%val = load i32, i32* %valptr
%negshamt = sub i32 31, %shamt
%shifted = shl i32 %val, %negshamt
store i32 %shifted, i32* %valptr
store i32 %negshamt, i32* %shamtptr
ret void
}
define i64 @reg64_shl_by_complemented(i64 %val, i64 %shamt) nounwind { define i64 @reg64_shl_by_complemented(i64 %val, i64 %shamt) nounwind {
; CHECK-LABEL: reg64_shl_by_complemented: ; CHECK-LABEL: reg64_shl_by_complemented:
; CHECK: // %bb.0: ; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #63 ; CHECK-NEXT: mov w8, #63
; CHECK-NEXT: sub x8, x8, x1 ; CHECK-NEXT: sub x8, x8, x1
; CHECK-NEXT: lsl x0, x0, x8 ; CHECK-NEXT: lsl x0, x0, x8
; CHECK-NEXT: ret ; CHECK-NEXT: ret
Show All 37 Lines
; CHECK-NEXT: str x8, [x0] ; CHECK-NEXT: str x8, [x0]
; CHECK-NEXT: ret ; CHECK-NEXT: ret
%val = load i64, i64* %valptr %val = load i64, i64* %valptr
%negshamt = sub i64 63, %shamt %negshamt = sub i64 63, %shamt
%shifted = shl i64 %val, %negshamt %shifted = shl i64 %val, %negshamt
store i64 %shifted, i64* %valptr store i64 %shifted, i64* %valptr
ret void ret void
} }
define void @modify64_shl_by_complemented_multi_use(i64* %valptr, i64 %shamt, i64* %shamtptr) nounwind {
; CHECK-LABEL: modify64_shl_by_complemented_multi_use:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #63
; CHECK-NEXT: ldr x9, [x0]
; CHECK-NEXT: sub x8, x8, x1
; CHECK-NEXT: lsl x9, x9, x8
; CHECK-NEXT: str x9, [x0]
; CHECK-NEXT: str x8, [x2]
; CHECK-NEXT: ret
%val = load i64, i64* %valptr
%negshamt = sub i64 63, %shamt
%shifted = shl i64 %val, %negshamt
store i64 %shifted, i64* %valptr
store i64 %negshamt, i64* %shamtptr
ret void
}
; logical shift right ; logical shift right
;------------------------------------------------------------------------------; ;------------------------------------------------------------------------------;
define i32 @reg32_lshr_by_complemented(i32 %val, i32 %shamt) nounwind { define i32 @reg32_lshr_by_complemented(i32 %val, i32 %shamt) nounwind {
; CHECK-LABEL: reg32_lshr_by_complemented: ; CHECK-LABEL: reg32_lshr_by_complemented:
; CHECK: // %bb.0: ; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #31 ; CHECK-NEXT: mov w8, #31
Show All 40 Lines
; CHECK-NEXT: str w8, [x0] ; CHECK-NEXT: str w8, [x0]
; CHECK-NEXT: ret ; CHECK-NEXT: ret
%val = load i32, i32* %valptr %val = load i32, i32* %valptr
%negshamt = sub i32 31, %shamt %negshamt = sub i32 31, %shamt
%shifted = lshr i32 %val, %negshamt %shifted = lshr i32 %val, %negshamt
store i32 %shifted, i32* %valptr store i32 %shifted, i32* %valptr
ret void ret void
} }
define void @modify32_lshr_by_complemented_multi_use(i32* %valptr, i32 %shamt, i32* %shamtptr) nounwind {
; CHECK-LABEL: modify32_lshr_by_complemented_multi_use:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #31
; CHECK-NEXT: ldr w9, [x0]
; CHECK-NEXT: sub w8, w8, w1
; CHECK-NEXT: lsr w9, w9, w8
; CHECK-NEXT: str w9, [x0]
; CHECK-NEXT: str w8, [x2]
; CHECK-NEXT: ret
%val = load i32, i32* %valptr
%negshamt = sub i32 31, %shamt
%shifted = lshr i32 %val, %negshamt
store i32 %shifted, i32* %valptr
store i32 %negshamt, i32* %shamtptr
ret void
}
define i64 @reg64_lshr_by_complemented(i64 %val, i64 %shamt) nounwind { define i64 @reg64_lshr_by_complemented(i64 %val, i64 %shamt) nounwind {
; CHECK-LABEL: reg64_lshr_by_complemented: ; CHECK-LABEL: reg64_lshr_by_complemented:
; CHECK: // %bb.0: ; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #63 ; CHECK-NEXT: mov w8, #63
; CHECK-NEXT: sub x8, x8, x1 ; CHECK-NEXT: sub x8, x8, x1
; CHECK-NEXT: lsr x0, x0, x8 ; CHECK-NEXT: lsr x0, x0, x8
; CHECK-NEXT: ret ; CHECK-NEXT: ret
Show All 37 Lines
; CHECK-NEXT: str x8, [x0] ; CHECK-NEXT: str x8, [x0]
; CHECK-NEXT: ret ; CHECK-NEXT: ret
%val = load i64, i64* %valptr %val = load i64, i64* %valptr
%negshamt = sub i64 63, %shamt %negshamt = sub i64 63, %shamt
%shifted = lshr i64 %val, %negshamt %shifted = lshr i64 %val, %negshamt
store i64 %shifted, i64* %valptr store i64 %shifted, i64* %valptr
ret void ret void
} }
define void @modify64_lshr_by_complemented_multi_use(i64* %valptr, i64 %shamt, i64* %shamtptr) nounwind {
; CHECK-LABEL: modify64_lshr_by_complemented_multi_use:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #63
; CHECK-NEXT: ldr x9, [x0]
; CHECK-NEXT: sub x8, x8, x1
; CHECK-NEXT: lsr x9, x9, x8
; CHECK-NEXT: str x9, [x0]
; CHECK-NEXT: str x8, [x2]
; CHECK-NEXT: ret
%val = load i64, i64* %valptr
%negshamt = sub i64 63, %shamt
%shifted = lshr i64 %val, %negshamt
store i64 %shifted, i64* %valptr
store i64 %negshamt, i64* %shamtptr
ret void
}
; arithmetic shift right ; arithmetic shift right
;------------------------------------------------------------------------------; ;------------------------------------------------------------------------------;
define i32 @reg32_ashr_by_complemented(i32 %val, i32 %shamt) nounwind { define i32 @reg32_ashr_by_complemented(i32 %val, i32 %shamt) nounwind {
; CHECK-LABEL: reg32_ashr_by_complemented: ; CHECK-LABEL: reg32_ashr_by_complemented:
; CHECK: // %bb.0: ; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #31 ; CHECK-NEXT: mov w8, #31
Show All 40 Lines
; CHECK-NEXT: str w8, [x0] ; CHECK-NEXT: str w8, [x0]
; CHECK-NEXT: ret ; CHECK-NEXT: ret
%val = load i32, i32* %valptr %val = load i32, i32* %valptr
%negshamt = sub i32 31, %shamt %negshamt = sub i32 31, %shamt
%shifted = ashr i32 %val, %negshamt %shifted = ashr i32 %val, %negshamt
store i32 %shifted, i32* %valptr store i32 %shifted, i32* %valptr
ret void ret void
} }
define void @modify32_ashr_by_complemented_multi_use(i32* %valptr, i32 %shamt, i32* %shamtptr) nounwind {
; CHECK-LABEL: modify32_ashr_by_complemented_multi_use:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #31
; CHECK-NEXT: ldr w9, [x0]
; CHECK-NEXT: sub w8, w8, w1
; CHECK-NEXT: asr w9, w9, w8
; CHECK-NEXT: str w9, [x0]
; CHECK-NEXT: str w8, [x2]
; CHECK-NEXT: ret
%val = load i32, i32* %valptr
%negshamt = sub i32 31, %shamt
%shifted = ashr i32 %val, %negshamt
store i32 %shifted, i32* %valptr
store i32 %negshamt, i32* %shamtptr
ret void
}
define i64 @reg64_ashr_by_complemented(i64 %val, i64 %shamt) nounwind { define i64 @reg64_ashr_by_complemented(i64 %val, i64 %shamt) nounwind {
; CHECK-LABEL: reg64_ashr_by_complemented: ; CHECK-LABEL: reg64_ashr_by_complemented:
; CHECK: // %bb.0: ; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #63 ; CHECK-NEXT: mov w8, #63
; CHECK-NEXT: sub x8, x8, x1 ; CHECK-NEXT: sub x8, x8, x1
; CHECK-NEXT: asr x0, x0, x8 ; CHECK-NEXT: asr x0, x0, x8
; CHECK-NEXT: ret ; CHECK-NEXT: ret
Show All 37 Lines
; CHECK-NEXT: str x8, [x0] ; CHECK-NEXT: str x8, [x0]
; CHECK-NEXT: ret ; CHECK-NEXT: ret
%val = load i64, i64* %valptr %val = load i64, i64* %valptr
%negshamt = sub i64 63, %shamt %negshamt = sub i64 63, %shamt
%shifted = ashr i64 %val, %negshamt %shifted = ashr i64 %val, %negshamt
store i64 %shifted, i64* %valptr store i64 %shifted, i64* %valptr
ret void ret void
} }
define void @modify64_ashr_by_complemented_multi_use(i64* %valptr, i64 %shamt, i64* %shamtptr) nounwind {
; CHECK-LABEL: modify64_ashr_by_complemented_multi_use:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #63
; CHECK-NEXT: ldr x9, [x0]
; CHECK-NEXT: sub x8, x8, x1
; CHECK-NEXT: asr x9, x9, x8
; CHECK-NEXT: str x9, [x0]
; CHECK-NEXT: str x8, [x2]
; CHECK-NEXT: ret
%val = load i64, i64* %valptr
%negshamt = sub i64 63, %shamt
%shifted = ashr i64 %val, %negshamt
store i64 %shifted, i64* %valptr
store i64 %negshamt, i64* %shamtptr
ret void
}
;||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||; ;||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||;
; next let's only test simple reg pattern, and only lshr. ; next let's only test simple reg pattern, and only lshr.
;||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||; ;||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||;
;==============================================================================; ;==============================================================================;
; subtraction from negated shift amount ; subtraction from negated shift amount
▲ Show 20 Lines • Show All 363 Lines • Show Last 20 Lines