This is an archive of the discontinued LLVM Phabricator instance.

[X86][Costmodel] Load/store i16 Stride=2 VF=8 interleaving costs
ClosedPublic

Authored by lebedev.ri on Sep 26 2021, 9:57 AM.

Details

Summary

The only sched models that for cpu's that support avx2
but not avx512 are: haswell, broadwell, skylake, zen1-3

For load we have:
https://godbolt.org/z/e5YE99a4P - for intels Block RThroughput: =6.0; for ryzens, Block RThroughput: =2.0
So pick cost of 6.

For store we have:
https://godbolt.org/z/3vM4KsE1n - for intels Block RThroughput: =3.0; for ryzens, Block RThroughput: <=2.0
So pick cost of 3.

I'm directly using the shuffling asm the llc produced,
without any manual fixups that may be needed
to ensure sequential execution.

Diff Detail

Event Timeline

lebedev.ri created this revision.Sep 26 2021, 9:57 AM
lebedev.ri requested review of this revision.Sep 26 2021, 9:57 AM
This revision is now accepted and ready to land.Sep 26 2021, 12:47 PM
This revision was landed with ongoing or failed builds.Sep 27 2021, 4:26 AM
This revision was automatically updated to reflect the committed changes.