Add the definitions for these instructions to tablegen in ARCInstrInfo.td along with disassembly test cases. The test cases follow the same R-R-R, R-R-Imm, f-flag, and condition code variations as the tests for the add instruction.
Details
Details
Diff Detail
Diff Detail
- Repository
- rG LLVM Github Monorepo