This is an archive of the discontinued LLVM Phabricator instance.

Differential D7748

[mips][microMIPS] Make usage of NOT16 by code generator
ClosedPublic

Authored by jkolek on Feb 19 2015, 3:59 AM.

Details

Reviewers
dsanders
zoran.jovanovic
Commits
rG4468947fce63: [mips][microMIPS] Make usage of NOT16 by code generator
rL231963: [mips][microMIPS] Make usage of NOT16 by code generator
Summary

Make usage of microMIPS 16-bit instructions NOT16 by code generator.

Diff Detail

Event Timeline

jkolek updated this revision to Diff 20274.Feb 19 2015, 3:59 AM
jkolek retitled this revision from to [mips][microMIPS] Make usage of NOT16 by code generator.
jkolek updated this object.
jkolek edited the test plan for this revision. (Show Details)
jkolek added reviewers: zoran.jovanovic, dsanders.
jkolek added subscribers: petarj, Unknown Object (MLST).
zoran.jovanovic accepted this revision.Mar 11 2015, 7:43 AM
zoran.jovanovic edited edge metadata.

LGTM

This revision is now accepted and ready to land.Mar 11 2015, 7:43 AM
Closed by commit rL231963: [mips][microMIPS] Make usage of NOT16 by code generator (authored by jkolek). · Explain WhyMar 11 2015, 1:31 PM
This revision was automatically updated to reflect the committed changes.

Revision Contents

PathSize
lib/
Target/
Mips/
2 lines
2 lines
test/
CodeGen/
Mips/
26 lines

Diff 20274

lib/Target/Mips/MicroMipsInstrInfo.td

Show First 20 Lines • Show All 853 Lines • ▼ Show 20 Lines
//===----------------------------------------------------------------------===// //===----------------------------------------------------------------------===//
def : MipsPat<(i32 immLi16:$imm), def : MipsPat<(i32 immLi16:$imm),
(LI16_MM immLi16:$imm)>; (LI16_MM immLi16:$imm)>;
def : MipsPat<(i32 immSExt16:$imm), def : MipsPat<(i32 immSExt16:$imm),
(ADDiu_MM ZERO, immSExt16:$imm)>; (ADDiu_MM ZERO, immSExt16:$imm)>;
def : MipsPat<(i32 immZExt16:$imm), def : MipsPat<(i32 immZExt16:$imm),
(ORi_MM ZERO, immZExt16:$imm)>; (ORi_MM ZERO, immZExt16:$imm)>;
def : MipsPat<(not GPR32:$in),
(NOR_MM GPR32Opnd:$in, ZERO)>;
def : MipsPat<(add GPRMM16:$src, immSExtAddiur2:$imm), def : MipsPat<(add GPRMM16:$src, immSExtAddiur2:$imm),
(ADDIUR2_MM GPRMM16:$src, immSExtAddiur2:$imm)>; (ADDIUR2_MM GPRMM16:$src, immSExtAddiur2:$imm)>;
def : MipsPat<(add GPR32:$src, immSExtAddius5:$imm), def : MipsPat<(add GPR32:$src, immSExtAddius5:$imm),
(ADDIUS5_MM GPR32:$src, immSExtAddius5:$imm)>; (ADDIUS5_MM GPR32:$src, immSExtAddius5:$imm)>;
def : MipsPat<(add GPR32:$src, immSExt16:$imm), def : MipsPat<(add GPR32:$src, immSExt16:$imm),
(ADDiu_MM GPR32:$src, immSExt16:$imm)>; (ADDiu_MM GPR32:$src, immSExt16:$imm)>;
Show All 39 Lines

lib/Target/Mips/MipsInstrInfo.td

Show First 20 Lines • Show All 1,756 Lines • ▼ Show 20 Lines
def : WrapperPat<tglobaladdr, ADDiu, GPR32>; def : WrapperPat<tglobaladdr, ADDiu, GPR32>;
def : WrapperPat<tconstpool, ADDiu, GPR32>; def : WrapperPat<tconstpool, ADDiu, GPR32>;
def : WrapperPat<texternalsym, ADDiu, GPR32>; def : WrapperPat<texternalsym, ADDiu, GPR32>;
def : WrapperPat<tblockaddress, ADDiu, GPR32>; def : WrapperPat<tblockaddress, ADDiu, GPR32>;
def : WrapperPat<tjumptable, ADDiu, GPR32>; def : WrapperPat<tjumptable, ADDiu, GPR32>;
def : WrapperPat<tglobaltlsaddr, ADDiu, GPR32>; def : WrapperPat<tglobaltlsaddr, ADDiu, GPR32>;
let AdditionalPredicates = [NotInMicroMips] in {
// Mips does not have "not", so we expand our way // Mips does not have "not", so we expand our way
def : MipsPat<(not GPR32:$in), def : MipsPat<(not GPR32:$in),
(NOR GPR32Opnd:$in, ZERO)>; (NOR GPR32Opnd:$in, ZERO)>;
}
// extended loads // extended loads
def : MipsPat<(i32 (extloadi1 addr:$src)), (LBu addr:$src)>; def : MipsPat<(i32 (extloadi1 addr:$src)), (LBu addr:$src)>;
def : MipsPat<(i32 (extloadi8 addr:$src)), (LBu addr:$src)>; def : MipsPat<(i32 (extloadi8 addr:$src)), (LBu addr:$src)>;
def : MipsPat<(i32 (extloadi16 addr:$src)), (LHu addr:$src)>; def : MipsPat<(i32 (extloadi16 addr:$src)), (LHu addr:$src)>;
// peepholes // peepholes
def : MipsPat<(store (i32 0), addr:$dst), (SW ZERO, addr:$dst)>; def : MipsPat<(store (i32 0), addr:$dst), (SW ZERO, addr:$dst)>;
▲ Show 20 Lines • Show All 128 Lines • Show Last 20 Lines

test/CodeGen/Mips/micromips-not16.ll

  • This file was added.
; RUN: llc -march=mipsel -mcpu=mips32r2 -mattr=+micromips \
; RUN: -relocation-model=pic -O3 < %s | FileCheck %s
define i32 @main() {
entry:
%retval = alloca i32, align 4
%x = alloca i64, align 8
store i32 0, i32* %retval
%0 = load i64* %x, align 8
%cmp = icmp ne i64 %0, 9223372036854775807
br i1 %cmp, label %if.then, label %if.end
if.then:
store i32 1, i32* %retval
br label %return
if.end:
store i32 0, i32* %retval
br label %return
return:
%1 = load i32* %retval
ret i32 %1
}
; CHECK: not16