This is an archive of the discontinued LLVM Phabricator instance.

[X86] Remove checks for FeatureAVX512 from the X86 assembly parser. Remove mcpu/mattr from assembly test command lines.
ClosedPublic

Authored by craig.topper on Feb 1 2018, 3:41 PM.

Details

Summary

We should always be able to accept AVX512 registers and instructions in llvm-mc. The only subtarget mode that should be checked is 16-bit vs 32-bit vs 64-bit mode.

I've also removed all the mattr/mcpu lines from test RUN lines to be consistent with this. Most were due to AVX512, but a few were for other features.

Fixes PR36202

Diff Detail

Repository
rL LLVM

Event Timeline

craig.topper created this revision.Feb 1 2018, 3:41 PM
craig.topper added inline comments.
test/MC/X86/intel-syntax-x86-avx512dq_vl.s
50 ↗(On Diff #132491)

This test had a runline embedded part way into the file. I assume copy paste mistake

test/MC/X86/x86-64-avx512cd.s
362 ↗(On Diff #132491)

Another stray RUN line.

craig.topper edited the summary of this revision. (Show Details)Feb 1 2018, 3:42 PM
echristo accepted this revision.Feb 1 2018, 3:47 PM
This revision is now accepted and ready to land.Feb 1 2018, 3:47 PM
This revision was automatically updated to reflect the committed changes.