This is an archive of the discontinued LLVM Phabricator instance.

Differential D4040

Added transform for ABS(NABS(X)) and NABS(ABS(X))
ClosedPublic

Authored by dinesh.d on Jun 6 2014, 12:53 AM.

Details

Reviewers
chandlerc
• rafael
bkramer
Commits
rG95f0d51bd374: This removes TODO added in http://reviews.llvm.org/D3658
rL210782: This removes TODO added in http://reviews.llvm.org/D3658
Summary

This removes TODO added in http://reviews.llvm.org/D3658

The patch transforms

ABS(NABS(X)) -> ABS(X)
NABS(ABS(X)) -> NABS(X)

Diff Detail

Event Timeline

dinesh.d updated this revision to Diff 10166.Jun 6 2014, 12:53 AM
dinesh.d retitled this revision from to Added transform for ABS(NABS(X)) and NABS(ABS(X)).
dinesh.d updated this object.
dinesh.d edited the test plan for this revision. (Show Details)
dinesh.d added reviewers: bkramer, • rafael.
dinesh.d added a subscriber: Unknown Object (MLST).
dinesh.d added a comment.Jun 12 2014, 5:12 AM

gentle ping

chandlerc accepted this revision.Jun 12 2014, 5:19 AM
chandlerc added a reviewer: chandlerc.
chandlerc added a subscriber: chandlerc.

LGTM

I wouldn't bother re-testing all the permutations of the 'icmp' representation -- that code should already be well tested by existing checks? Still, not a big deal, just trying to minimize the redundancy in the testing.

This revision is now accepted and ready to land.Jun 12 2014, 5:19 AM
dinesh.d added a comment.Jun 12 2014, 6:06 AM

Thanks,

I had submitted similar patch [http://reviews.llvm.org/D3658] with all permutations of icmp.
This was just followup patch.

I am submitting it as it is. But if you care, I can remove few test cases for both changes.
In that case, we may not to add new file [abs_abs.ll], which I have added just because
there were too many test cases to add.

dinesh.d closed this revision.Jun 12 2014, 7:14 AM
dinesh.d updated this revision to Diff 10361.

Closed by commit rL210782 (authored by dinesh).

Revision Contents

PathSize
lib/
Transforms/
InstCombine/
11 lines
test/
Transforms/
InstCombine/
480 lines

Diff 10166

lib/Transforms/InstCombine/InstCombineSelect.cpp

Show First 20 Lines • Show All 727 Lines • ▼ Show 20 LinesInstruction *InstCombiner::FoldSPFofSPF(Instruction *Inner,
} }
// ABS(ABS(X)) -> ABS(X) // ABS(ABS(X)) -> ABS(X)
// NABS(NABS(X)) -> NABS(X) // NABS(NABS(X)) -> NABS(X)
if (SPF1 == SPF2 && (SPF1 == SPF_ABS || SPF1 == SPF_NABS)) { if (SPF1 == SPF2 && (SPF1 == SPF_ABS || SPF1 == SPF_NABS)) {
return ReplaceInstUsesWith(Outer, Inner); return ReplaceInstUsesWith(Outer, Inner);
} }
// TODO: ABS(NABS(X)) -> ABS(X) // ABS(NABS(X)) -> ABS(X)
// TODO: NABS(ABS(X)) -> NABS(X) // NABS(ABS(X)) -> NABS(X)
if ((SPF1 == SPF_ABS && SPF2 == SPF_NABS) ||
(SPF1 == SPF_NABS && SPF2 == SPF_ABS)) {
SelectInst *SI = cast<SelectInst>(Inner);
Value *NewSI = Builder->CreateSelect(
SI->getCondition(), SI->getFalseValue(), SI->getTrueValue());
return ReplaceInstUsesWith(Outer, NewSI);
}
return nullptr; return nullptr;
} }
/// foldSelectICmpAnd - If one of the constants is zero (we know they can't /// foldSelectICmpAnd - If one of the constants is zero (we know they can't
/// both be) and we have an icmp instruction with zero, and we have an 'and' /// both be) and we have an icmp instruction with zero, and we have an 'and'
/// with the non-constant value and a power of two we can turn the select /// with the non-constant value and a power of two we can turn the select
/// into a shift on the result of the 'and'. /// into a shift on the result of the 'and'.
static Value *foldSelectICmpAnd(const SelectInst &SI, ConstantInt *TrueVal, static Value *foldSelectICmpAnd(const SelectInst &SI, ConstantInt *TrueVal,
▲ Show 20 Lines • Show All 347 Lines • Show Last 20 Lines

test/Transforms/InstCombine/abs_abs.ll

Show First 20 Lines • Show All 473 Lines • ▼ Show 20 Linesdefine i32 @nabs_nabs_x16(i32 %x) {
%cond18 = select i1 %cmp1, i32 %cond, i32 %sub16 %cond18 = select i1 %cmp1, i32 %cond, i32 %sub16
ret i32 %cond18 ret i32 %cond18
; CHECK-LABEL: @nabs_nabs_x16( ; CHECK-LABEL: @nabs_nabs_x16(
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp slt i32 %x, 1 ; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp slt i32 %x, 1
; CHECK-NEXT: [[NEG:%[a-z0-9]+]] = sub nsw i32 0, %x ; CHECK-NEXT: [[NEG:%[a-z0-9]+]] = sub nsw i32 0, %x
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 %x, i32 [[NEG]] ; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 %x, i32 [[NEG]]
; CHECK-NEXT: ret i32 [[SEL]] ; CHECK-NEXT: ret i32 [[SEL]]
} }
define i32 @abs_nabs_x01(i32 %x) {
%cmp = icmp sgt i32 %x, -1
%sub = sub nsw i32 0, %x
%cond = select i1 %cmp, i32 %sub, i32 %x
%cmp1 = icmp sgt i32 %cond, -1
%sub16 = sub nsw i32 0, %cond
%cond18 = select i1 %cmp1, i32 %cond, i32 %sub16
ret i32 %cond18
; CHECK-LABEL: @abs_nabs_x01(
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp sgt i32 %x, -1
; CHECK-NEXT: [[NEG:%[a-z0-9]+]] = sub nsw i32 0, %x
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 %x, i32 [[NEG]]
; CHECK-NEXT: ret i32 [[SEL]]
}
define i32 @abs_nabs_x02(i32 %x) {
%cmp = icmp sgt i32 %x, 0
%sub = sub nsw i32 0, %x
%cond = select i1 %cmp, i32 %sub, i32 %x
%cmp1 = icmp sgt i32 %cond, -1
%sub16 = sub nsw i32 0, %cond
%cond18 = select i1 %cmp1, i32 %cond, i32 %sub16
ret i32 %cond18
; CHECK-LABEL: @abs_nabs_x02(
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp sgt i32 %x, 0
; CHECK-NEXT: [[NEG:%[a-z0-9]+]] = sub nsw i32 0, %x
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 %x, i32 [[NEG]]
; CHECK-NEXT: ret i32 [[SEL]]
}
define i32 @abs_nabs_x03(i32 %x) {
%cmp = icmp slt i32 %x, 0
%sub = sub nsw i32 0, %x
%cond = select i1 %cmp, i32 %x, i32 %sub
%cmp1 = icmp sgt i32 %cond, -1
%sub16 = sub nsw i32 0, %cond
%cond18 = select i1 %cmp1, i32 %cond, i32 %sub16
ret i32 %cond18
; CHECK-LABEL: @abs_nabs_x03(
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp slt i32 %x, 0
; CHECK-NEXT: [[NEG:%[a-z0-9]+]] = sub nsw i32 0, %x
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 [[NEG]], i32 %x
; CHECK-NEXT: ret i32 [[SEL]]
}
define i32 @abs_nabs_x04(i32 %x) {
%cmp = icmp slt i32 %x, 1
%sub = sub nsw i32 0, %x
%cond = select i1 %cmp, i32 %x, i32 %sub
%cmp1 = icmp sgt i32 %cond, -1
%sub16 = sub nsw i32 0, %cond
%cond18 = select i1 %cmp1, i32 %cond, i32 %sub16
ret i32 %cond18
; CHECK-LABEL: @abs_nabs_x04(
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp slt i32 %x, 1
; CHECK-NEXT: [[NEG:%[a-z0-9]+]] = sub nsw i32 0, %x
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 [[NEG]], i32 %x
; CHECK-NEXT: ret i32 [[SEL]]
}
define i32 @abs_nabs_x05(i32 %x) {
%cmp = icmp sgt i32 %x, -1
%sub = sub nsw i32 0, %x
%cond = select i1 %cmp, i32 %sub, i32 %x
%cmp1 = icmp sgt i32 %cond, 0
%sub16 = sub nsw i32 0, %cond
%cond18 = select i1 %cmp1, i32 %cond, i32 %sub16
ret i32 %cond18
; CHECK-LABEL: @abs_nabs_x05(
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp sgt i32 %x, -1
; CHECK-NEXT: [[NEG:%[a-z0-9]+]] = sub nsw i32 0, %x
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 %x, i32 [[NEG]]
; CHECK-NEXT: ret i32 [[SEL]]
}
define i32 @abs_nabs_x06(i32 %x) {
%cmp = icmp sgt i32 %x, 0
%sub = sub nsw i32 0, %x
%cond = select i1 %cmp, i32 %sub, i32 %x
%cmp1 = icmp sgt i32 %cond, 0
%sub16 = sub nsw i32 0, %cond
%cond18 = select i1 %cmp1, i32 %cond, i32 %sub16
ret i32 %cond18
; CHECK-LABEL: @abs_nabs_x06(
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp sgt i32 %x, 0
; CHECK-NEXT: [[NEG:%[a-z0-9]+]] = sub nsw i32 0, %x
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 %x, i32 [[NEG]]
; CHECK-NEXT: ret i32 [[SEL]]
}
define i32 @abs_nabs_x07(i32 %x) {
%cmp = icmp slt i32 %x, 0
%sub = sub nsw i32 0, %x
%cond = select i1 %cmp, i32 %x, i32 %sub
%cmp1 = icmp sgt i32 %cond, 0
%sub16 = sub nsw i32 0, %cond
%cond18 = select i1 %cmp1, i32 %cond, i32 %sub16
ret i32 %cond18
; CHECK-LABEL: @abs_nabs_x07(
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp slt i32 %x, 0
; CHECK-NEXT: [[NEG:%[a-z0-9]+]] = sub nsw i32 0, %x
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 [[NEG]], i32 %x
; CHECK-NEXT: ret i32 [[SEL]]
}
define i32 @abs_nabs_x08(i32 %x) {
%cmp = icmp slt i32 %x, 1
%sub = sub nsw i32 0, %x
%cond = select i1 %cmp, i32 %x, i32 %sub
%cmp1 = icmp sgt i32 %cond, 0
%sub16 = sub nsw i32 0, %cond
%cond18 = select i1 %cmp1, i32 %cond, i32 %sub16
ret i32 %cond18
; CHECK-LABEL: @abs_nabs_x08(
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp slt i32 %x, 1
; CHECK-NEXT: [[NEG:%[a-z0-9]+]] = sub nsw i32 0, %x
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 [[NEG]], i32 %x
; CHECK-NEXT: ret i32 [[SEL]]
}
define i32 @abs_nabs_x09(i32 %x) {
%cmp = icmp sgt i32 %x, -1
%sub = sub nsw i32 0, %x
%cond = select i1 %cmp, i32 %sub, i32 %x
%cmp1 = icmp slt i32 %cond, 0
%sub9 = sub nsw i32 0, %cond
%cond18 = select i1 %cmp1, i32 %sub9, i32 %cond
ret i32 %cond18
; CHECK-LABEL: @abs_nabs_x09(
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp sgt i32 %x, -1
; CHECK-NEXT: [[NEG:%[a-z0-9]+]] = sub nsw i32 0, %x
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 %x, i32 [[NEG]]
; CHECK-NEXT: ret i32 [[SEL]]
}
define i32 @abs_nabs_x10(i32 %x) {
%cmp = icmp sgt i32 %x, 0
%sub = sub nsw i32 0, %x
%cond = select i1 %cmp, i32 %sub, i32 %x
%cmp1 = icmp slt i32 %cond, 0
%sub9 = sub nsw i32 0, %cond
%cond18 = select i1 %cmp1, i32 %sub9, i32 %cond
ret i32 %cond18
; CHECK-LABEL: @abs_nabs_x10(
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp sgt i32 %x, 0
; CHECK-NEXT: [[NEG:%[a-z0-9]+]] = sub nsw i32 0, %x
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 %x, i32 [[NEG]]
; CHECK-NEXT: ret i32 [[SEL]]
}
define i32 @abs_nabs_x11(i32 %x) {
%cmp = icmp slt i32 %x, 0
%sub = sub nsw i32 0, %x
%cond = select i1 %cmp, i32 %x, i32 %sub
%cmp1 = icmp slt i32 %cond, 0
%sub9 = sub nsw i32 0, %cond
%cond18 = select i1 %cmp1, i32 %sub9, i32 %cond
ret i32 %cond18
; CHECK-LABEL: @abs_nabs_x11(
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp slt i32 %x, 0
; CHECK-NEXT: [[NEG:%[a-z0-9]+]] = sub nsw i32 0, %x
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 [[NEG]], i32 %x
; CHECK-NEXT: ret i32 [[SEL]]
}
define i32 @abs_nabs_x12(i32 %x) {
%cmp = icmp slt i32 %x, 1
%sub = sub nsw i32 0, %x
%cond = select i1 %cmp, i32 %x, i32 %sub
%cmp1 = icmp slt i32 %cond, 0
%sub9 = sub nsw i32 0, %cond
%cond18 = select i1 %cmp1, i32 %sub9, i32 %cond
ret i32 %cond18
; CHECK-LABEL: @abs_nabs_x12(
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp slt i32 %x, 1
; CHECK-NEXT: [[NEG:%[a-z0-9]+]] = sub nsw i32 0, %x
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 [[NEG]], i32 %x
; CHECK-NEXT: ret i32 [[SEL]]
}
define i32 @abs_nabs_x13(i32 %x) {
%cmp = icmp sgt i32 %x, -1
%sub = sub nsw i32 0, %x
%cond = select i1 %cmp, i32 %sub, i32 %x
%cmp1 = icmp slt i32 %cond, 1
%sub9 = sub nsw i32 0, %cond
%cond18 = select i1 %cmp1, i32 %sub9, i32 %cond
ret i32 %cond18
; CHECK-LABEL: @abs_nabs_x13(
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp sgt i32 %x, -1
; CHECK-NEXT: [[NEG:%[a-z0-9]+]] = sub nsw i32 0, %x
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 %x, i32 [[NEG]]
; CHECK-NEXT: ret i32 [[SEL]]
}
define i32 @abs_nabs_x14(i32 %x) {
%cmp = icmp sgt i32 %x, 0
%sub = sub nsw i32 0, %x
%cond = select i1 %cmp, i32 %sub, i32 %x
%cmp1 = icmp slt i32 %cond, 1
%sub9 = sub nsw i32 0, %cond
%cond18 = select i1 %cmp1, i32 %sub9, i32 %cond
ret i32 %cond18
; CHECK-LABEL: @abs_nabs_x14(
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp sgt i32 %x, 0
; CHECK-NEXT: [[NEG:%[a-z0-9]+]] = sub nsw i32 0, %x
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 %x, i32 [[NEG]]
; CHECK-NEXT: ret i32 [[SEL]]
}
define i32 @abs_nabs_x15(i32 %x) {
%cmp = icmp slt i32 %x, 0
%sub = sub nsw i32 0, %x
%cond = select i1 %cmp, i32 %x, i32 %sub
%cmp1 = icmp slt i32 %cond, 1
%sub9 = sub nsw i32 0, %cond
%cond18 = select i1 %cmp1, i32 %sub9, i32 %cond
ret i32 %cond18
; CHECK-LABEL: @abs_nabs_x15(
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp slt i32 %x, 0
; CHECK-NEXT: [[NEG:%[a-z0-9]+]] = sub nsw i32 0, %x
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 [[NEG]], i32 %x
; CHECK-NEXT: ret i32 [[SEL]]
}
define i32 @abs_nabs_x16(i32 %x) {
%cmp = icmp slt i32 %x, 1
%sub = sub nsw i32 0, %x
%cond = select i1 %cmp, i32 %x, i32 %sub
%cmp1 = icmp slt i32 %cond, 1
%sub9 = sub nsw i32 0, %cond
%cond18 = select i1 %cmp1, i32 %sub9, i32 %cond
ret i32 %cond18
; CHECK-LABEL: @abs_nabs_x16(
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp slt i32 %x, 1
; CHECK-NEXT: [[NEG:%[a-z0-9]+]] = sub nsw i32 0, %x
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 [[NEG]], i32 %x
; CHECK-NEXT: ret i32 [[SEL]]
}
define i32 @nabs_abs_x01(i32 %x) {
%cmp = icmp sgt i32 %x, -1
%sub = sub nsw i32 0, %x
%cond = select i1 %cmp, i32 %x, i32 %sub
%cmp1 = icmp sgt i32 %cond, -1
%sub9 = sub nsw i32 0, %cond
%cond18 = select i1 %cmp1, i32 %sub9, i32 %cond
ret i32 %cond18
; CHECK-LABEL: @nabs_abs_x01(
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp sgt i32 %x, -1
; CHECK-NEXT: [[NEG:%[a-z0-9]+]] = sub nsw i32 0, %x
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 [[NEG]], i32 %x
; CHECK-NEXT: ret i32 [[SEL]]
}
define i32 @nabs_abs_x02(i32 %x) {
%cmp = icmp sgt i32 %x, 0
%sub = sub nsw i32 0, %x
%cond = select i1 %cmp, i32 %x, i32 %sub
%cmp1 = icmp sgt i32 %cond, -1
%sub9 = sub nsw i32 0, %cond
%cond18 = select i1 %cmp1, i32 %sub9, i32 %cond
ret i32 %cond18
; CHECK-LABEL: @nabs_abs_x02(
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp sgt i32 %x, 0
; CHECK-NEXT: [[NEG:%[a-z0-9]+]] = sub nsw i32 0, %x
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 [[NEG]], i32 %x
; CHECK-NEXT: ret i32 [[SEL]]
}
define i32 @nabs_abs_x03(i32 %x) {
%cmp = icmp slt i32 %x, 0
%sub = sub nsw i32 0, %x
%cond = select i1 %cmp, i32 %sub, i32 %x
%cmp1 = icmp sgt i32 %cond, -1
%sub9 = sub nsw i32 0, %cond
%cond18 = select i1 %cmp1, i32 %sub9, i32 %cond
ret i32 %cond18
; CHECK-LABEL: @nabs_abs_x03(
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp slt i32 %x, 0
; CHECK-NEXT: [[NEG:%[a-z0-9]+]] = sub nsw i32 0, %x
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 %x, i32 [[NEG]]
; CHECK-NEXT: ret i32 [[SEL]]
}
define i32 @nabs_abs_x04(i32 %x) {
%cmp = icmp slt i32 %x, 1
%sub = sub nsw i32 0, %x
%cond = select i1 %cmp, i32 %sub, i32 %x
%cmp1 = icmp sgt i32 %cond, -1
%sub9 = sub nsw i32 0, %cond
%cond18 = select i1 %cmp1, i32 %sub9, i32 %cond
ret i32 %cond18
; CHECK-LABEL: @nabs_abs_x04(
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp slt i32 %x, 1
; CHECK-NEXT: [[NEG:%[a-z0-9]+]] = sub nsw i32 0, %x
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 %x, i32 [[NEG]]
; CHECK-NEXT: ret i32 [[SEL]]
}
define i32 @nabs_abs_x05(i32 %x) {
%cmp = icmp sgt i32 %x, -1
%sub = sub nsw i32 0, %x
%cond = select i1 %cmp, i32 %x, i32 %sub
%cmp1 = icmp sgt i32 %cond, 0
%sub9 = sub nsw i32 0, %cond
%cond18 = select i1 %cmp1, i32 %sub9, i32 %cond
ret i32 %cond18
; CHECK-LABEL: @nabs_abs_x05(
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp sgt i32 %x, -1
; CHECK-NEXT: [[NEG:%[a-z0-9]+]] = sub nsw i32 0, %x
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 [[NEG]], i32 %x
; CHECK-NEXT: ret i32 [[SEL]]
}
define i32 @nabs_abs_x06(i32 %x) {
%cmp = icmp sgt i32 %x, 0
%sub = sub nsw i32 0, %x
%cond = select i1 %cmp, i32 %x, i32 %sub
%cmp1 = icmp sgt i32 %cond, 0
%sub9 = sub nsw i32 0, %cond
%cond18 = select i1 %cmp1, i32 %sub9, i32 %cond
ret i32 %cond18
; CHECK-LABEL: @nabs_abs_x06(
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp sgt i32 %x, 0
; CHECK-NEXT: [[NEG:%[a-z0-9]+]] = sub nsw i32 0, %x
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 [[NEG]], i32 %x
; CHECK-NEXT: ret i32 [[SEL]]
}
define i32 @nabs_abs_x07(i32 %x) {
%cmp = icmp slt i32 %x, 0
%sub = sub nsw i32 0, %x
%cond = select i1 %cmp, i32 %sub, i32 %x
%cmp1 = icmp sgt i32 %cond, 0
%sub9 = sub nsw i32 0, %cond
%cond18 = select i1 %cmp1, i32 %sub9, i32 %cond
ret i32 %cond18
; CHECK-LABEL: @nabs_abs_x07(
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp slt i32 %x, 0
; CHECK-NEXT: [[NEG:%[a-z0-9]+]] = sub nsw i32 0, %x
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 %x, i32 [[NEG]]
; CHECK-NEXT: ret i32 [[SEL]]
}
define i32 @nabs_abs_x08(i32 %x) {
%cmp = icmp slt i32 %x, 1
%sub = sub nsw i32 0, %x
%cond = select i1 %cmp, i32 %sub, i32 %x
%cmp1 = icmp sgt i32 %cond, 0
%sub9 = sub nsw i32 0, %cond
%cond18 = select i1 %cmp1, i32 %sub9, i32 %cond
ret i32 %cond18
; CHECK-LABEL: @nabs_abs_x08(
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp slt i32 %x, 1
; CHECK-NEXT: [[NEG:%[a-z0-9]+]] = sub nsw i32 0, %x
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 %x, i32 [[NEG]]
; CHECK-NEXT: ret i32 [[SEL]]
}
define i32 @nabs_abs_x09(i32 %x) {
%cmp = icmp sgt i32 %x, -1
%sub = sub nsw i32 0, %x
%cond = select i1 %cmp, i32 %x, i32 %sub
%cmp1 = icmp slt i32 %cond, 0
%sub16 = sub nsw i32 0, %cond
%cond18 = select i1 %cmp1, i32 %cond, i32 %sub16
ret i32 %cond18
; CHECK-LABEL: @nabs_abs_x09(
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp sgt i32 %x, -1
; CHECK-NEXT: [[NEG:%[a-z0-9]+]] = sub nsw i32 0, %x
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 [[NEG]], i32 %x
; CHECK-NEXT: ret i32 [[SEL]]
}
define i32 @nabs_abs_x10(i32 %x) {
%cmp = icmp sgt i32 %x, 0
%sub = sub nsw i32 0, %x
%cond = select i1 %cmp, i32 %x, i32 %sub
%cmp1 = icmp slt i32 %cond, 0
%sub16 = sub nsw i32 0, %cond
%cond18 = select i1 %cmp1, i32 %cond, i32 %sub16
ret i32 %cond18
; CHECK-LABEL: @nabs_abs_x10(
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp sgt i32 %x, 0
; CHECK-NEXT: [[NEG:%[a-z0-9]+]] = sub nsw i32 0, %x
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 [[NEG]], i32 %x
; CHECK-NEXT: ret i32 [[SEL]]
}
define i32 @nabs_abs_x11(i32 %x) {
%cmp = icmp slt i32 %x, 0
%sub = sub nsw i32 0, %x
%cond = select i1 %cmp, i32 %sub, i32 %x
%cmp1 = icmp slt i32 %cond, 0
%sub16 = sub nsw i32 0, %cond
%cond18 = select i1 %cmp1, i32 %cond, i32 %sub16
ret i32 %cond18
; CHECK-LABEL: @nabs_abs_x11(
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp slt i32 %x, 0
; CHECK-NEXT: [[NEG:%[a-z0-9]+]] = sub nsw i32 0, %x
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 %x, i32 [[NEG]]
; CHECK-NEXT: ret i32 [[SEL]]
}
define i32 @nabs_abs_x12(i32 %x) {
%cmp = icmp slt i32 %x, 1
%sub = sub nsw i32 0, %x
%cond = select i1 %cmp, i32 %sub, i32 %x
%cmp1 = icmp slt i32 %cond, 0
%sub16 = sub nsw i32 0, %cond
%cond18 = select i1 %cmp1, i32 %cond, i32 %sub16
ret i32 %cond18
; CHECK-LABEL: @nabs_abs_x12(
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp slt i32 %x, 1
; CHECK-NEXT: [[NEG:%[a-z0-9]+]] = sub nsw i32 0, %x
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 %x, i32 [[NEG]]
; CHECK-NEXT: ret i32 [[SEL]]
}
define i32 @nabs_abs_x13(i32 %x) {
%cmp = icmp sgt i32 %x, -1
%sub = sub nsw i32 0, %x
%cond = select i1 %cmp, i32 %x, i32 %sub
%cmp1 = icmp slt i32 %cond, 1
%sub16 = sub nsw i32 0, %cond
%cond18 = select i1 %cmp1, i32 %cond, i32 %sub16
ret i32 %cond18
; CHECK-LABEL: @nabs_abs_x13(
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp sgt i32 %x, -1
; CHECK-NEXT: [[NEG:%[a-z0-9]+]] = sub nsw i32 0, %x
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 [[NEG]], i32 %x
; CHECK-NEXT: ret i32 [[SEL]]
}
define i32 @nabs_abs_x14(i32 %x) {
%cmp = icmp sgt i32 %x, 0
%sub = sub nsw i32 0, %x
%cond = select i1 %cmp, i32 %x, i32 %sub
%cmp1 = icmp slt i32 %cond, 1
%sub16 = sub nsw i32 0, %cond
%cond18 = select i1 %cmp1, i32 %cond, i32 %sub16
ret i32 %cond18
; CHECK-LABEL: @nabs_abs_x14(
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp sgt i32 %x, 0
; CHECK-NEXT: [[NEG:%[a-z0-9]+]] = sub nsw i32 0, %x
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 [[NEG]], i32 %x
; CHECK-NEXT: ret i32 [[SEL]]
}
define i32 @nabs_abs_x15(i32 %x) {
%cmp = icmp slt i32 %x, 0
%sub = sub nsw i32 0, %x
%cond = select i1 %cmp, i32 %sub, i32 %x
%cmp1 = icmp slt i32 %cond, 1
%sub16 = sub nsw i32 0, %cond
%cond18 = select i1 %cmp1, i32 %cond, i32 %sub16
ret i32 %cond18
; CHECK-LABEL: @nabs_abs_x15(
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp slt i32 %x, 0
; CHECK-NEXT: [[NEG:%[a-z0-9]+]] = sub nsw i32 0, %x
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 %x, i32 [[NEG]]
; CHECK-NEXT: ret i32 [[SEL]]
}
define i32 @nabs_abs_x16(i32 %x) {
%cmp = icmp slt i32 %x, 1
%sub = sub nsw i32 0, %x
%cond = select i1 %cmp, i32 %sub, i32 %x
%cmp1 = icmp slt i32 %cond, 1
%sub16 = sub nsw i32 0, %cond
%cond18 = select i1 %cmp1, i32 %cond, i32 %sub16
ret i32 %cond18
; CHECK-LABEL: @nabs_abs_x16(
; CHECK-NEXT: [[CMP:%[a-z0-9]+]] = icmp slt i32 %x, 1
; CHECK-NEXT: [[NEG:%[a-z0-9]+]] = sub nsw i32 0, %x
; CHECK-NEXT: [[SEL:%[a-z0-9]+]] = select i1 [[CMP]], i32 %x, i32 [[NEG]]
; CHECK-NEXT: ret i32 [[SEL]]
}
No newline at end of file