This is an archive of the discontinued LLVM Phabricator instance.

Differential D155510

[InstCombine] Test cases for D153963
ClosedPublic

Authored by antoniofrighetto on Jul 17 2023, 1:04 PM.

Details

Reviewers
goldstein.w.n
nikic
Commits
rGc9fd7ac3c5de: [InstCombine] Introduce tests for D153963

Diff Detail

Event Timeline

antoniofrighetto created this revision.Jul 17 2023, 1:04 PM
Herald added a project: Restricted Project. · View Herald TranscriptJul 17 2023, 1:04 PM
Herald added a subscriber: StephenFan. · View Herald Transcript
antoniofrighetto requested review of this revision.Jul 17 2023, 1:04 PM
Herald added a project: Restricted Project. · View Herald TranscriptJul 17 2023, 1:04 PM
Herald added a subscriber: llvm-commits. · View Herald Transcript
antoniofrighetto mentioned this in D153963: [InstCombine] Fold binop of select and cast of select condition.Jul 17 2023, 1:05 PM
goldstein.w.n added a comment.Jul 17 2023, 1:18 PM

Use the "Edit Related Revisions" option to set this commit as the child of D153963

antoniofrighetto added a parent revision: D153963: [InstCombine] Fold binop of select and cast of select condition.Jul 17 2023, 2:04 PM
antoniofrighetto updated this revision to Diff 541229.Jul 17 2023, 2:09 PM
Harbormaster completed remote builds in B245997: Diff 541229.Jul 17 2023, 9:15 PM
antoniofrighetto updated this revision to Diff 541359.Jul 18 2023, 12:41 AM
antoniofrighetto removed a parent revision: D153963: [InstCombine] Fold binop of select and cast of select condition.Jul 18 2023, 2:56 AM
antoniofrighetto added a child revision: D153963: [InstCombine] Fold binop of select and cast of select condition.
Harbormaster completed remote builds in B246098: Diff 541359.Jul 18 2023, 9:04 AM
This revision was not accepted when it landed; it landed in state Needs Review.Jul 20 2023, 12:43 PM
Closed by commit rGc9fd7ac3c5de: [InstCombine] Introduce tests for D153963 (authored by antoniofrighetto). · Explain Why
This revision was automatically updated to reflect the committed changes.
antoniofrighetto added a commit: rGc9fd7ac3c5de: [InstCombine] Introduce tests for D153963.

Revision Contents

PathSize
llvm/
test/
Transforms/
InstCombine/
213 lines

Diff 541199

llvm/test/Transforms/InstCombine/binop-select-cast-of-select-cond.ll

  • This file was added.
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --version 2
; RUN: opt < %s -passes=instcombine -S | FileCheck %s
define i64 @add_select_zext(i1 %c) {
; CHECK-LABEL: define i64 @add_select_zext
; CHECK-SAME: (i1 [[C:%.*]]) {
; CHECK-NEXT: [[ADD:%.*]] = select i1 [[C]], i64 65, i64 1
; CHECK-NEXT: ret i64 [[ADD]]
;
%sel = select i1 %c, i64 64, i64 1
%ext = zext i1 %c to i64
%add = add i64 %sel, %ext
ret i64 %add
}
define i64 @add_select_sext(i1 %c) {
; CHECK-LABEL: define i64 @add_select_sext
; CHECK-SAME: (i1 [[C:%.*]]) {
; CHECK-NEXT: [[ADD:%.*]] = select i1 [[C]], i64 63, i64 1
; CHECK-NEXT: ret i64 [[ADD]]
;
%sel = select i1 %c, i64 64, i64 1
%ext = sext i1 %c to i64
%add = add i64 %sel, %ext
ret i64 %add
}
define i64 @add_select_not_zext(i1 %c) {
; CHECK-LABEL: define i64 @add_select_not_zext
; CHECK-SAME: (i1 [[C:%.*]]) {
; CHECK-NEXT: [[ADD:%.*]] = select i1 [[C]], i64 64, i64 2
; CHECK-NEXT: ret i64 [[ADD]]
;
%sel = select i1 %c, i64 64, i64 1
%not.c = xor i1 %c, true
%ext = zext i1 %not.c to i64
%add = add i64 %sel, %ext
ret i64 %add
}
define i64 @add_select_not_sext(i1 %c) {
; CHECK-LABEL: define i64 @add_select_not_sext
; CHECK-SAME: (i1 [[C:%.*]]) {
; CHECK-NEXT: [[ADD:%.*]] = select i1 [[C]], i64 64, i64 0
; CHECK-NEXT: ret i64 [[ADD]]
;
%sel = select i1 %c, i64 64, i64 1
%not.c = xor i1 %c, true
%ext = sext i1 %not.c to i64
%add = add i64 %sel, %ext
ret i64 %add
}
define i64 @sub_select_sext(i1 %c, i64 %arg) {
; CHECK-LABEL: define i64 @sub_select_sext
; CHECK-SAME: (i1 [[C:%.*]], i64 [[ARG:%.*]]) {
; CHECK-NEXT: [[SUB:%.*]] = select i1 [[C]], i64 65, i64 [[ARG]]
; CHECK-NEXT: ret i64 [[SUB]]
;
%sel = select i1 %c, i64 64, i64 %arg
%ext = sext i1 %c to i64
%sub = sub i64 %sel, %ext
ret i64 %sub
}
define i64 @sub_select_not_zext(i1 %c, i64 %arg) {
; CHECK-LABEL: define i64 @sub_select_not_zext
; CHECK-SAME: (i1 [[C:%.*]], i64 [[ARG:%.*]]) {
; CHECK-NEXT: [[SUB:%.*]] = select i1 [[C]], i64 [[ARG]], i64 63
; CHECK-NEXT: ret i64 [[SUB]]
;
%sel = select i1 %c, i64 %arg, i64 64
%not.c = xor i1 %c, true
%ext = zext i1 %not.c to i64
%sub = sub i64 %sel, %ext
ret i64 %sub
}
define i64 @sub_select_not_sext(i1 %c, i64 %arg) {
; CHECK-LABEL: define i64 @sub_select_not_sext
; CHECK-SAME: (i1 [[C:%.*]], i64 [[ARG:%.*]]) {
; CHECK-NEXT: [[SUB:%.*]] = select i1 [[C]], i64 [[ARG]], i64 65
; CHECK-NEXT: ret i64 [[SUB]]
;
%sel = select i1 %c, i64 %arg, i64 64
%not.c = xor i1 %c, true
%ext = sext i1 %not.c to i64
%sub = sub i64 %sel, %ext
ret i64 %sub
}
define i64 @mul_select_zext(i1 %c, i64 %arg) {
; CHECK-LABEL: define i64 @mul_select_zext
; CHECK-SAME: (i1 [[C:%.*]], i64 [[ARG:%.*]]) {
; CHECK-NEXT: [[MUL:%.*]] = select i1 [[C]], i64 [[ARG]], i64 0
; CHECK-NEXT: ret i64 [[MUL]]
;
%sel = select i1 %c, i64 %arg, i64 1
%ext = zext i1 %c to i64
%mul = mul i64 %sel, %ext
ret i64 %mul
}
define i64 @mul_select_sext(i1 %c) {
; CHECK-LABEL: define i64 @mul_select_sext
; CHECK-SAME: (i1 [[C:%.*]]) {
; CHECK-NEXT: [[MUL:%.*]] = select i1 [[C]], i64 -64, i64 0
; CHECK-NEXT: ret i64 [[MUL]]
;
%sel = select i1 %c, i64 64, i64 1
%ext = sext i1 %c to i64
%mul = mul i64 %sel, %ext
ret i64 %mul
}
define i64 @select_zext_different_condition(i1 %c, i1 %d) {
; CHECK-LABEL: define i64 @select_zext_different_condition
; CHECK-SAME: (i1 [[C:%.*]], i1 [[D:%.*]]) {
; CHECK-NEXT: [[SEL:%.*]] = select i1 [[C]], i64 64, i64 1
; CHECK-NEXT: [[EXT:%.*]] = zext i1 [[D]] to i64
; CHECK-NEXT: [[ADD:%.*]] = add nuw nsw i64 [[SEL]], [[EXT]]
; CHECK-NEXT: ret i64 [[ADD]]
;
%sel = select i1 %c, i64 64, i64 1
%ext = zext i1 %d to i64
%add = add i64 %sel, %ext
ret i64 %add
}
define <2 x i64> @vector_test(i1 %c) {
; CHECK-LABEL: define <2 x i64> @vector_test
; CHECK-SAME: (i1 [[C:%.*]]) {
; CHECK-NEXT: [[SEL:%.*]] = select i1 [[C]], <2 x i64> <i64 64, i64 64>, <2 x i64> <i64 1, i64 1>
; CHECK-NEXT: [[EXT:%.*]] = zext i1 [[C]] to i64
; CHECK-NEXT: [[VEC0:%.*]] = insertelement <2 x i64> undef, i64 [[EXT]], i64 0
; CHECK-NEXT: [[VEC1:%.*]] = shufflevector <2 x i64> [[VEC0]], <2 x i64> poison, <2 x i32> zeroinitializer
; CHECK-NEXT: [[ADD:%.*]] = add nuw nsw <2 x i64> [[SEL]], [[VEC1]]
; CHECK-NEXT: ret <2 x i64> [[ADD]]
;
%sel = select i1 %c, <2 x i64> <i64 64, i64 64>, <2 x i64> <i64 1, i64 1>
%ext = zext i1 %c to i64
%vec0 = insertelement <2 x i64> undef, i64 %ext, i32 0
%vec1 = insertelement <2 x i64> %vec0, i64 %ext, i32 1
%add = add <2 x i64> %sel, %vec1
ret <2 x i64> %add
}
define i64 @multiuse_add(i1 %c) {
; CHECK-LABEL: define i64 @multiuse_add
; CHECK-SAME: (i1 [[C:%.*]]) {
; CHECK-NEXT: [[ADD2:%.*]] = select i1 [[C]], i64 66, i64 2
; CHECK-NEXT: ret i64 [[ADD2]]
;
%sel = select i1 %c, i64 64, i64 1
%ext = zext i1 %c to i64
%add = add i64 %sel, %ext
%add2 = add i64 %add, 1
ret i64 %add2
}
define i64 @multiuse_select(i1 %c) {
; CHECK-LABEL: define i64 @multiuse_select
; CHECK-SAME: (i1 [[C:%.*]]) {
; CHECK-NEXT: [[MUL:%.*]] = select i1 [[C]], i64 4032, i64 0
; CHECK-NEXT: ret i64 [[MUL]]
;
%sel = select i1 %c, i64 64, i64 0
%ext = zext i1 %c to i64
%add = sub i64 %sel, %ext
%mul = mul i64 %sel, %add
ret i64 %mul
}
define i64 @select_non_const_sides(i1 %c, i64 %arg1, i64 %arg2) {
; CHECK-LABEL: define i64 @select_non_const_sides
; CHECK-SAME: (i1 [[C:%.*]], i64 [[ARG1:%.*]], i64 [[ARG2:%.*]]) {
; CHECK-NEXT: [[TMP1:%.*]] = add i64 [[ARG1]], -1
; CHECK-NEXT: [[SUB:%.*]] = select i1 [[C]], i64 [[TMP1]], i64 [[ARG2]]
; CHECK-NEXT: ret i64 [[SUB]]
;
%ext = zext i1 %c to i64
%sel = select i1 %c, i64 %arg1, i64 %arg2
%sub = sub i64 %sel, %ext
ret i64 %sub
}
define i6 @sub_select_sext_op_swapped_non_const_args(i1 %c, i6 %argT, i6 %argF) {
; CHECK-LABEL: define i6 @sub_select_sext_op_swapped_non_const_args
; CHECK-SAME: (i1 [[C:%.*]], i6 [[ARGT:%.*]], i6 [[ARGF:%.*]]) {
; CHECK-NEXT: [[TMP1:%.*]] = xor i6 [[ARGT]], -1
; CHECK-NEXT: [[TMP2:%.*]] = sub i6 0, [[ARGF]]
; CHECK-NEXT: [[SUB:%.*]] = select i1 [[C]], i6 [[TMP1]], i6 [[TMP2]]
; CHECK-NEXT: ret i6 [[SUB]]
;
%sel = select i1 %c, i6 %argT, i6 %argF
%ext = sext i1 %c to i6
%sub = sub i6 %ext, %sel
ret i6 %sub
}
define i6 @sub_select_zext_op_swapped_non_const_args(i1 %c, i6 %argT, i6 %argF) {
; CHECK-LABEL: define i6 @sub_select_zext_op_swapped_non_const_args
; CHECK-SAME: (i1 [[C:%.*]], i6 [[ARGT:%.*]], i6 [[ARGF:%.*]]) {
; CHECK-NEXT: [[TMP1:%.*]] = sub i6 1, [[ARGT]]
; CHECK-NEXT: [[TMP2:%.*]] = sub i6 0, [[ARGF]]
; CHECK-NEXT: [[SUB:%.*]] = select i1 [[C]], i6 [[TMP1]], i6 [[TMP2]]
; CHECK-NEXT: ret i6 [[SUB]]
;
%sel = select i1 %c, i6 %argT, i6 %argF
%ext = zext i1 %c to i6
%sub = sub i6 %ext, %sel
ret i6 %sub
}