This is an archive of the discontinued LLVM Phabricator instance.

Add missing break in switch case in R600ISelLowering
ClosedPublic

Authored by mehdi_amini on Jul 11 2015, 8:39 PM.

Reviewers

arsenm

Commits

Summary

Catched by coverity.

mehdi_amini retitled this revision from to Add missing break in switch case in R600ISelLowering.

mehdi_amini updated this object.

mehdi_amini added a reviewer: arsenm.

LGTM

This revision is now accepted and ready to land.Jul 11 2015, 9:10 PM

landed

Path

Size

lib/

Target/

AMDGPU/

1 line

Show First 20 Lines • Show All 1,930 Lines • ▼ Show 20 Lines	case ISD::EXTRACT_VECTOR_ELT: {
if (Arg.getOpcode() == ISD::BITCAST &&		if (Arg.getOpcode() == ISD::BITCAST &&
Arg.getOperand(0).getOpcode() == ISD::BUILD_VECTOR) {		Arg.getOperand(0).getOpcode() == ISD::BUILD_VECTOR) {
if (ConstantSDNode *Const = dyn_cast<ConstantSDNode>(N->getOperand(1))) {		if (ConstantSDNode *Const = dyn_cast<ConstantSDNode>(N->getOperand(1))) {
unsigned Element = Const->getZExtValue();		unsigned Element = Const->getZExtValue();
return DAG.getNode(ISD::BITCAST, SDLoc(N), N->getVTList(),		return DAG.getNode(ISD::BITCAST, SDLoc(N), N->getVTList(),
Arg->getOperand(0).getOperand(Element));		Arg->getOperand(0).getOperand(Element));
}		}
}		}
		break;
}		}

case ISD::SELECT_CC: {		case ISD::SELECT_CC: {
// Try common optimizations		// Try common optimizations
SDValue Ret = AMDGPUTargetLowering::PerformDAGCombine(N, DCI);		SDValue Ret = AMDGPUTargetLowering::PerformDAGCombine(N, DCI);
if (Ret.getNode())		if (Ret.getNode())
return Ret;		return Ret;

▲ Show 20 Lines • Show All 339 Lines • Show Last 20 Lines