This is an archive of the discontinued LLVM Phabricator instance.

[ARM] Cortex-R5 is not VFPOnlySP
ClosedPublic

Authored by javed.absar on Jun 26 2015, 10:06 AM.

Details

Summary

The model in ARM.td describes cortex-r5 as "FeatureVFPOnlySP". This is incorrect as Cortex-R5 TRM Sec 11.1.1 , states "FPU fully supports single-precision and double-precision add, subtract.."

Diff Detail

Repository
rL LLVM

Event Timeline

javed.absar retitled this revision from to [ARM] Cortex-R5 is not VFPOnlySP.
javed.absar updated this object.
javed.absar edited the test plan for this revision. (Show Details)
javed.absar set the repository for this revision to rL LLVM.
javed.absar added a subscriber: Unknown Object (MLST).
rengolin accepted this revision.Jun 26 2015, 10:10 AM
rengolin added a reviewer: rengolin.

LGTM.

This revision is now accepted and ready to land.Jun 26 2015, 10:10 AM
This revision was automatically updated to reflect the committed changes.