This is an archive of the discontinued LLVM Phabricator instance.

SLPVectorizer: Clamp slp-min-reg-size to target maximum
AbandonedPublic

Authored by arsenm on May 1 2017, 12:08 PM.

Details

Reviewers
None
Summary

New AMDGPU hardware has 2 x 16-bit vector operations, so
a vector width of 32-bits. Currently the vector width of 32 is less
than this default of 128, the loop to pick a vector width never
executes.

Tests will be included with future backend commits.

Diff Detail