This is an archive of the discontinued LLVM Phabricator instance.

[ARM] SSAT/USAT with an 'asr #32' shift should result in an undefined encoding rather than unpredictable
ClosedPublic

Authored by bsmith on Jan 19 2015, 8:13 AM.

Details

Reviewers
jmolloy
Summary

When disassembling a SSAT/USAT with an asr #32 shift the disassembler currently returns a SoftFail, this is incorrect since such an instruction encoding is undefined without the DSP extension, (in which case it maps to a different instruction), as such the disassembler should return Fail in this case.

Diff Detail

Repository
rL LLVM

Event Timeline

bsmith updated this revision to Diff 18392.Jan 19 2015, 8:13 AM
bsmith retitled this revision from to [ARM] SSAT/USAT with an 'asr #32' shift should result in an undefined encoding rather than unpredictable.
bsmith updated this object.
bsmith edited the test plan for this revision. (Show Details)
bsmith set the repository for this revision to rL LLVM.
bsmith added a subscriber: Unknown Object (MLST).
jmolloy accepted this revision.Jan 19 2015, 8:31 AM
jmolloy added a reviewer: jmolloy.
jmolloy added a subscriber: jmolloy.

LGTM, thanks Bradley!

This revision is now accepted and ready to land.Jan 19 2015, 8:31 AM
bsmith closed this revision.Jan 19 2015, 8:38 AM

Thanks, committed as r226469.