This is an archive of the discontinued LLVM Phabricator instance.

[LLDB][MIPS] Fix hit_count for mips watchpoints
ClosedPublic

Authored by mohit.bhakkad on Sep 29 2015, 4:52 AM.

Diff Detail

Repository
rL LLVM

Event Timeline

mohit.bhakkad retitled this revision from to [LLDB][MIPS] Fix hit_count for mips watchpoints.
mohit.bhakkad updated this object.
mohit.bhakkad added a reviewer: clayborg.
mohit.bhakkad set the repository for this revision to rL LLVM.
mohit.bhakkad added subscribers: jaydeep, bhushan, slthakur and 2 others.

Greg's out this week, he or Jim may want to comment.

I was curious about this method IncrementFalseAlarmsAndReviseHitCount, there weren't any calls to it. A little digging shows that the one use of it was removed in r166472.

What does it mean if you get a watchpoint exception on your machine, but you didn't have a watchpoint set on that address. Is there something else going on here?

Can you add a test for this?

Jason, in MIPS watch registers, last 3 bits of watchpoint addresses are masked by IRW(instruction, read, write types) flags,
so machine gives exception for any address having other bits same to the actual watch address execept last 3 bits.
Comment at line number 749 in below code gives an such example.

Zachary, TestMyFirstWatchpoint.py already covers this case.

I see, this seems reasonable to me.

Ahh, so the test was already failing and you're just fixing it? That's
fine then, thanks.

clayborg accepted this revision.Oct 5 2015, 12:55 PM
clayborg edited edge metadata.

Back from vacation, sorry for the delay. Looks good.

This revision is now accepted and ready to land.Oct 5 2015, 12:55 PM
This revision was automatically updated to reflect the committed changes.