This is an archive of the discontinued LLVM Phabricator instance.

Differential D10823

Remove DataLayout access from the TargetMachine, redirect to the Module
ClosedPublic

Authored by mehdi_amini on Jun 29 2015, 4:30 PM.

Details

Reviewers
echristo
Summary

This is a crude "quick" tentative to remove access to the DataLayout in the TargetMachine.

Diff Detail

Repository
rL LLVM

Event Timeline

mehdi_amini updated this revision to Diff 28729.Jun 29 2015, 4:30 PM
mehdi_amini retitled this revision from to Remove DataLayout access from the TargetMachine, redirect to the Module .
mehdi_amini updated this object.
mehdi_amini edited the test plan for this revision. (Show Details)
mehdi_amini added a reviewer: echristo.
mehdi_amini set the repository for this revision to rL LLVM.
mehdi_amini added a subscriber: Unknown Object (MLST).
Herald added subscribers: jholewinski, ted. · View Herald TranscriptJun 29 2015, 4:30 PM
• rafael added a subscriber: • rafael.Jun 29 2015, 5:03 PM
• rafael added inline comments.
include/llvm/Analysis/TargetTransformInfo.h
680

Changes like this make the patch harder to read. Can you git-clang-format it?

mehdi_amini added inline comments.Jun 29 2015, 5:06 PM
include/llvm/Analysis/TargetTransformInfo.h
680

I clang-formatted the patch, I assume this is why this particular line is changed (the original line was not clang-formatted).

Now there is no reason that git clang-format would create a separate hunk, so I probably had to touch it in an intermediate version.

yaron.keren added a subscriber: yaron.keren.Jun 29 2015, 11:04 PM
echristo accepted this revision.Jul 6 2015, 9:56 AM
echristo edited edge metadata.

This works for me. If you can split out some of the changes into smaller bits that'd be great (the Mangler & -> const Mangler & is the one I noticed).

Thanks for doing this!

-eric

This revision is now accepted and ready to land.Jul 6 2015, 9:56 AM
mehdi_amini closed this revision.Jul 7 2015, 4:44 PM

landed

mehdi_amini added a comment.Jul 7 2015, 5:52 PM

Correction: this diff didn't land but was split multiple small patches.

Large Diff

This large diff affects 237 files. Files without inline comments have been collapsed. Expand All Files

Revision Contents

PathSize
include/
llvm/
Analysis/
15 lines
48 lines
CodeGen/
2 lines
15 lines
62 lines
1 line
9 lines
3 lines
1 line
54 lines
ExecutionEngine/
25 lines
Orc/
37 lines
15 lines
15 lines
42 lines
5 lines
36 lines
9 lines
3 lines
34 lines
3 lines
5 lines
5 lines
Object/
3 lines
Target/
63 lines
45 lines
8 lines
9 lines
1 line
lib/
Analysis/
6 lines
CodeGen/
35 lines
AsmPrinter/
217 lines
5 lines
4 lines
18 lines
4 lines
2 lines
2 lines
3 lines
7 lines
3 lines
170 lines
32 lines
40 lines
34 lines
SelectionDAG/
87 lines
71 lines
23 lines
4 lines
263 lines
30 lines
94 lines
2 lines
8 lines
43 lines
37 lines
198 lines
113 lines
4 lines
506 lines
44 lines
6 lines
166 lines
4 lines
8 lines
4 lines
2 lines
2 lines
54 lines
76 lines
ExecutionEngine/
75 lines
11 lines
Interpreter/
9 lines
49 lines
2 lines
1 line
MCJIT/
12 lines
36 lines
Orc/
3 lines
64 lines
RuntimeDyld/
12 lines
83 lines
7 lines
4 lines
LTO/
2 lines
2 lines
Object/
6 lines
Target/
AArch64/
6 lines
2 lines
82 lines
8 lines
14 lines
9 lines
172 lines
2 lines
7 lines
4 lines
4 lines
4 lines
18 lines
16 lines
AMDGPU/
2 lines
60 lines
6 lines
17 lines
4 lines
15 lines
9 lines
28 lines
ARM/
2 lines
56 lines
2 lines
43 lines
47 lines
7 lines
201 lines
2 lines
4 lines
2 lines
3 lines
22 lines
1 line
10 lines
2 lines
15 lines
24 lines
BPF/
11 lines
2 lines
Hexagon/
7 lines
38 lines
3 lines
6 lines
2 lines
2 lines
10 lines
MSP430/
1 line
9 lines
4 lines
69 lines
8 lines
3 lines
3 lines
Mips/
3 lines
10 lines
3 lines
5 lines
2 lines
12 lines
45 lines
5 lines
11 lines
70 lines
2 lines
5 lines
3 lines
2 lines
2 lines
7 lines
27 lines
NVPTX/
84 lines
11 lines
203 lines
2 lines
5 lines
6 lines
17 lines
2 lines
PowerPC/
1 line
116 lines
5 lines
40 lines
36 lines
14 lines
253 lines
10 lines
4 lines
3 lines
2 lines
2 lines
2 lines
15 lines
2 lines
Sparc/
1 line
4 lines
13 lines
7 lines
89 lines
3 lines
2 lines
10 lines
2 lines
SystemZ/
2 lines
11 lines
60 lines
3 lines
6 lines
2 lines
15 lines
33 lines
11 lines
11 lines
X86/
11 lines
88 lines
11 lines
17 lines
391 lines
10 lines
3 lines
10 lines
5 lines
18 lines
14 lines
15 lines
26 lines
XCore/
22 lines
7 lines
8 lines
95 lines
3 lines
22 lines
2 lines
5 lines
6 lines
22 lines
17 lines
tools/
llc/
3 lines
lli/
70 lines
3 lines
3 lines
llvm-rtdyld/
39 lines
unittests/
ExecutionEngine/
MCJIT/
74 lines
14 lines
utils/
TableGen/
16 lines

Diff 28729

include/llvm/Analysis/TargetTransformInfo.h

Context not available.
/// ///
/// The TTI implementation will reflect the information in the DataLayout /// The TTI implementation will reflect the information in the DataLayout
/// provided if non-null. /// provided if non-null.
explicit TargetTransformInfo(const DataLayout *DL); explicit TargetTransformInfo(const DataLayout &DL);
// Provide move semantics. // Provide move semantics.
TargetTransformInfo(TargetTransformInfo &&Arg); TargetTransformInfo(TargetTransformInfo &&Arg);
Context not available.
class TargetTransformInfo::Concept { class TargetTransformInfo::Concept {
public: public:
virtual ~Concept() = 0; virtual ~Concept() = 0;
virtual const DataLayout &getDataLayout() const = 0;
virtual unsigned getOperationCost(unsigned Opcode, Type *Ty, Type *OpTy) = 0; virtual unsigned getOperationCost(unsigned Opcode, Type *Ty, Type *OpTy) = 0;
virtual unsigned getGEPCost(const Value *Ptr, virtual unsigned getGEPCost(const Value *Ptr,
ArrayRef<const Value *> Operands) = 0; ArrayRef<const Value *> Operands) = 0;
Context not available.
virtual bool isLegalICmpImmediate(int64_t Imm) = 0; virtual bool isLegalICmpImmediate(int64_t Imm) = 0;
virtual bool isLegalAddressingMode(Type *Ty, GlobalValue *BaseGV, virtual bool isLegalAddressingMode(Type *Ty, GlobalValue *BaseGV,
int64_t BaseOffset, bool HasBaseReg, int64_t BaseOffset, bool HasBaseReg,
int64_t Scale, int64_t Scale, unsigned AddrSpace) = 0;
unsigned AddrSpace) = 0;
virtual bool isLegalMaskedStore(Type *DataType, int Consecutive) = 0; virtual bool isLegalMaskedStore(Type *DataType, int Consecutive) = 0;
virtual bool isLegalMaskedLoad(Type *DataType, int Consecutive) = 0; virtual bool isLegalMaskedLoad(Type *DataType, int Consecutive) = 0;
virtual int getScalingFactorCost(Type *Ty, GlobalValue *BaseGV, virtual int getScalingFactorCost(Type *Ty, GlobalValue *BaseGV,
Context not available.
Model(T Impl) : Impl(std::move(Impl)) {} Model(T Impl) : Impl(std::move(Impl)) {}
~Model() override {} ~Model() override {}
const DataLayout &getDataLayout() const override {
return Impl.getDataLayout();
}
unsigned getOperationCost(unsigned Opcode, Type *Ty, Type *OpTy) override { unsigned getOperationCost(unsigned Opcode, Type *Ty, Type *OpTy) override {
return Impl.getOperationCost(Opcode, Ty, OpTy); return Impl.getOperationCost(Opcode, Ty, OpTy);
} }
Context not available.
bool isLegalAddressingMode(Type *Ty, GlobalValue *BaseGV, int64_t BaseOffset, bool isLegalAddressingMode(Type *Ty, GlobalValue *BaseGV, int64_t BaseOffset,
bool HasBaseReg, int64_t Scale, bool HasBaseReg, int64_t Scale,
unsigned AddrSpace) override { unsigned AddrSpace) override {
return Impl.isLegalAddressingMode(Ty, BaseGV, BaseOffset, HasBaseReg, return Impl.isLegalAddressingMode(Ty, BaseGV, BaseOffset, HasBaseReg, Scale,
rafaelUnsubmitted
Not Done
ReplyInline Actions

Changes like this make the patch harder to read. Can you git-clang-format it?

rafael: Changes like this make the patch harder to read. Can you git-clang-format it?
mehdi_aminiAuthorUnsubmitted
Not Done
ReplyInline Actions

I clang-formatted the patch, I assume this is why this particular line is changed (the original line was not clang-formatted).

Now there is no reason that git clang-format would create a separate hunk, so I probably had to touch it in an intermediate version.

mehdi_amini: I clang-formatted the patch, I assume this is why this particular line is changed (the original…
Scale, AddrSpace); AddrSpace);
} }
bool isLegalMaskedStore(Type *DataType, int Consecutive) override { bool isLegalMaskedStore(Type *DataType, int Consecutive) override {
return Impl.isLegalMaskedStore(DataType, Consecutive); return Impl.isLegalMaskedStore(DataType, Consecutive);
Context not available.

include/llvm/Analysis/TargetTransformInfoImpl.h

include/llvm/CodeGen/Analysis.h

include/llvm/CodeGen/AsmPrinter.h

include/llvm/CodeGen/BasicTTIImpl.h

include/llvm/CodeGen/FastISel.h

include/llvm/CodeGen/MachineConstantPool.h

include/llvm/CodeGen/MachineFunction.h

include/llvm/CodeGen/SelectionDAG.h

include/llvm/CodeGen/TargetLoweringObjectFileImpl.h

include/llvm/ExecutionEngine/ExecutionEngine.h

include/llvm/ExecutionEngine/Orc/CompileOnDemandLayer.h

include/llvm/ExecutionEngine/Orc/IRCompileLayer.h

include/llvm/ExecutionEngine/Orc/IRTransformLayer.h

include/llvm/ExecutionEngine/Orc/IndirectionUtils.h

include/llvm/ExecutionEngine/Orc/LambdaResolver.h

include/llvm/ExecutionEngine/Orc/LazyEmittingLayer.h

include/llvm/ExecutionEngine/Orc/LogicalDylib.h

include/llvm/ExecutionEngine/Orc/NullResolver.h

include/llvm/ExecutionEngine/Orc/ObjectLinkingLayer.h

include/llvm/ExecutionEngine/RTDyldMemoryManager.h

include/llvm/ExecutionEngine/RuntimeDyld.h

include/llvm/ExecutionEngine/RuntimeDyldChecker.h

include/llvm/Object/IRObjectFile.h

include/llvm/Target/TargetLowering.h

include/llvm/Target/TargetLoweringObjectFile.h

include/llvm/Target/TargetMachine.h

include/llvm/Target/TargetSelectionDAGInfo.h

include/llvm/Target/TargetSubtargetInfo.h

lib/Analysis/TargetTransformInfo.cpp

lib/CodeGen/Analysis.cpp

lib/CodeGen/AsmPrinter/AsmPrinter.cpp

lib/CodeGen/AsmPrinter/AsmPrinterDwarf.cpp

lib/CodeGen/AsmPrinter/AsmPrinterInlineAsm.cpp

lib/CodeGen/AsmPrinter/DIE.cpp

lib/CodeGen/AsmPrinter/DwarfCFIException.cpp

lib/CodeGen/AsmPrinter/ErlangGCPrinter.cpp

lib/CodeGen/AsmPrinter/OcamlGCPrinter.cpp

lib/CodeGen/AsmPrinter/WinException.h

lib/CodeGen/AsmPrinter/WinException.cpp

lib/CodeGen/BasicTargetTransformInfo.cpp

lib/CodeGen/CodeGenPrepare.cpp

lib/CodeGen/GlobalMerge.cpp

lib/CodeGen/MachineFunction.cpp

lib/CodeGen/ScheduleDAGInstrs.cpp

lib/CodeGen/SelectionDAG/DAGCombiner.cpp

lib/CodeGen/SelectionDAG/FastISel.cpp

lib/CodeGen/SelectionDAG/FunctionLoweringInfo.cpp

lib/CodeGen/SelectionDAG/InstrEmitter.cpp

lib/CodeGen/SelectionDAG/LegalizeDAG.cpp

lib/CodeGen/SelectionDAG/LegalizeFloatTypes.cpp

lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp

lib/CodeGen/SelectionDAG/LegalizeTypes.h

lib/CodeGen/SelectionDAG/LegalizeTypes.cpp

lib/CodeGen/SelectionDAG/LegalizeTypesGeneric.cpp

lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp

lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp

lib/CodeGen/SelectionDAG/SelectionDAG.cpp

lib/CodeGen/SelectionDAG/SelectionDAGBuilder.h

lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp

lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp

lib/CodeGen/SelectionDAG/StatepointLowering.cpp

lib/CodeGen/SelectionDAG/TargetLowering.cpp

lib/CodeGen/SelectionDAG/TargetSelectionDAGInfo.cpp

lib/CodeGen/SjLjEHPrepare.cpp

lib/CodeGen/StackMaps.cpp

lib/CodeGen/StackProtector.cpp

lib/CodeGen/TargetInstrInfo.cpp

lib/CodeGen/TargetLoweringBase.cpp

lib/CodeGen/TargetLoweringObjectFileImpl.cpp

lib/ExecutionEngine/ExecutionEngine.cpp

lib/ExecutionEngine/ExecutionEngineBindings.cpp

lib/ExecutionEngine/Interpreter/Execution.cpp

lib/ExecutionEngine/Interpreter/ExternalFunctions.cpp

lib/ExecutionEngine/Interpreter/Interpreter.h

lib/ExecutionEngine/Interpreter/Interpreter.cpp

lib/ExecutionEngine/MCJIT/MCJIT.h

lib/ExecutionEngine/MCJIT/MCJIT.cpp

lib/ExecutionEngine/Orc/NullResolver.cpp

lib/ExecutionEngine/Orc/OrcMCJITReplacement.h

lib/ExecutionEngine/RuntimeDyld/RuntimeDyld.cpp

lib/ExecutionEngine/RuntimeDyld/RuntimeDyldChecker.cpp

lib/ExecutionEngine/RuntimeDyld/RuntimeDyldCheckerImpl.h

lib/ExecutionEngine/RuntimeDyld/RuntimeDyldImpl.h

lib/LTO/LTOCodeGenerator.cpp

lib/LTO/LTOModule.cpp

lib/Object/IRObjectFile.cpp

lib/Target/AArch64/AArch64CallingConvention.h

lib/Target/AArch64/AArch64CallingConvention.td

lib/Target/AArch64/AArch64FastISel.cpp

lib/Target/AArch64/AArch64FrameLowering.cpp

lib/Target/AArch64/AArch64ISelDAGToDAG.cpp

lib/Target/AArch64/AArch64ISelLowering.h

lib/Target/AArch64/AArch64ISelLowering.cpp

lib/Target/AArch64/AArch64SelectionDAGInfo.h

lib/Target/AArch64/AArch64SelectionDAGInfo.cpp

lib/Target/AArch64/AArch64Subtarget.cpp

lib/Target/AArch64/AArch64TargetObjectFile.h

lib/Target/AArch64/AArch64TargetObjectFile.cpp

lib/Target/AArch64/AArch64TargetTransformInfo.h

lib/Target/AArch64/AArch64TargetTransformInfo.cpp

lib/Target/AMDGPU/AMDGPUISelLowering.h

lib/Target/AMDGPU/AMDGPUISelLowering.cpp

lib/Target/AMDGPU/AMDGPUTargetMachine.cpp

lib/Target/AMDGPU/AMDGPUTargetTransformInfo.h

lib/Target/AMDGPU/R600ISelLowering.h

lib/Target/AMDGPU/R600ISelLowering.cpp

lib/Target/AMDGPU/SIISelLowering.h

lib/Target/AMDGPU/SIISelLowering.cpp

lib/Target/ARM/ARMAsmPrinter.h

lib/Target/ARM/ARMAsmPrinter.cpp

lib/Target/ARM/ARMConstantIslandPass.cpp

lib/Target/ARM/ARMFastISel.cpp

lib/Target/ARM/ARMISelDAGToDAG.cpp

lib/Target/ARM/ARMISelLowering.h

lib/Target/ARM/ARMISelLowering.cpp

lib/Target/ARM/ARMInstrInfo.cpp

lib/Target/ARM/ARMInstrInfo.td

lib/Target/ARM/ARMLoadStoreOptimizer.cpp

lib/Target/ARM/ARMSelectionDAGInfo.h

lib/Target/ARM/ARMSelectionDAGInfo.cpp

lib/Target/ARM/ARMSubtarget.cpp

lib/Target/ARM/ARMTargetObjectFile.h

lib/Target/ARM/ARMTargetObjectFile.cpp

lib/Target/ARM/ARMTargetTransformInfo.h

lib/Target/ARM/ARMTargetTransformInfo.cpp

lib/Target/BPF/BPFISelLowering.cpp

lib/Target/BPF/BPFSubtarget.cpp

lib/Target/Hexagon/HexagonISelLowering.h

lib/Target/Hexagon/HexagonISelLowering.cpp

lib/Target/Hexagon/HexagonSelectionDAGInfo.h

lib/Target/Hexagon/HexagonSelectionDAGInfo.cpp

lib/Target/Hexagon/HexagonSubtarget.cpp

lib/Target/Hexagon/HexagonTargetObjectFile.h

lib/Target/Hexagon/HexagonTargetObjectFile.cpp

lib/Target/MSP430/CMakeLists.txt

lib/Target/MSP430/MSP430ISelDAGToDAG.cpp

lib/Target/MSP430/MSP430ISelLowering.h

lib/Target/MSP430/MSP430ISelLowering.cpp

lib/Target/MSP430/MSP430MCInstLower.cpp

lib/Target/MSP430/MSP430SelectionDAGInfo.h

lib/Target/MSP430/MSP430SelectionDAGInfo.cpp

lib/Target/MSP430/MSP430Subtarget.cpp

lib/Target/Mips/CMakeLists.txt

lib/Target/Mips/Mips16ISelDAGToDAG.cpp

lib/Target/Mips/Mips16ISelLowering.cpp

lib/Target/Mips/MipsAsmPrinter.cpp

lib/Target/Mips/MipsConstantIslandPass.cpp

lib/Target/Mips/MipsDelaySlotFiller.cpp

lib/Target/Mips/MipsFastISel.cpp

lib/Target/Mips/MipsISelDAGToDAG.cpp

lib/Target/Mips/MipsISelLowering.h

lib/Target/Mips/MipsISelLowering.cpp

lib/Target/Mips/MipsSEISelDAGToDAG.cpp

lib/Target/Mips/MipsSEISelLowering.cpp

lib/Target/Mips/MipsSelectionDAGInfo.h

lib/Target/Mips/MipsSelectionDAGInfo.cpp

lib/Target/Mips/MipsSubtarget.cpp

lib/Target/Mips/MipsTargetMachine.cpp

lib/Target/Mips/MipsTargetObjectFile.h

lib/Target/Mips/MipsTargetObjectFile.cpp

lib/Target/NVPTX/NVPTXAsmPrinter.cpp

lib/Target/NVPTX/NVPTXISelLowering.h

lib/Target/NVPTX/NVPTXISelLowering.cpp

lib/Target/NVPTX/NVPTXSubtarget.cpp

lib/Target/NVPTX/NVPTXTargetMachine.cpp

lib/Target/NVPTX/NVPTXTargetObjectFile.h

lib/Target/NVPTX/NVPTXTargetTransformInfo.h

lib/Target/NVPTX/NVPTXTargetTransformInfo.cpp

lib/Target/PowerPC/CMakeLists.txt

lib/Target/PowerPC/PPCAsmPrinter.cpp

lib/Target/PowerPC/PPCCTRLoops.cpp

lib/Target/PowerPC/PPCFastISel.cpp

lib/Target/PowerPC/PPCISelDAGToDAG.cpp

lib/Target/PowerPC/PPCISelLowering.h

lib/Target/PowerPC/PPCISelLowering.cpp

lib/Target/PowerPC/PPCMCInstLower.cpp

lib/Target/PowerPC/PPCMachineFunctionInfo.cpp

lib/Target/PowerPC/PPCSelectionDAGInfo.h

lib/Target/PowerPC/PPCSelectionDAGInfo.cpp

lib/Target/PowerPC/PPCSubtarget.cpp

lib/Target/PowerPC/PPCTargetObjectFile.h

lib/Target/PowerPC/PPCTargetObjectFile.cpp

lib/Target/PowerPC/PPCTargetTransformInfo.h

lib/Target/PowerPC/PPCTargetTransformInfo.cpp

lib/Target/Sparc/CMakeLists.txt

lib/Target/Sparc/SparcAsmPrinter.cpp

lib/Target/Sparc/SparcISelDAGToDAG.cpp

lib/Target/Sparc/SparcISelLowering.h

lib/Target/Sparc/SparcISelLowering.cpp

lib/Target/Sparc/SparcSelectionDAGInfo.h

lib/Target/Sparc/SparcSelectionDAGInfo.cpp

lib/Target/Sparc/SparcSubtarget.cpp

lib/Target/Sparc/SparcTargetObjectFile.h

lib/Target/Sparc/SparcTargetObjectFile.cpp

lib/Target/SystemZ/SystemZAsmPrinter.cpp

lib/Target/SystemZ/SystemZISelLowering.h

lib/Target/SystemZ/SystemZISelLowering.cpp

lib/Target/SystemZ/SystemZSelectionDAGInfo.h

lib/Target/SystemZ/SystemZSelectionDAGInfo.cpp

lib/Target/SystemZ/SystemZSubtarget.cpp

lib/Target/SystemZ/SystemZTargetTransformInfo.h

lib/Target/TargetLoweringObjectFile.cpp

lib/Target/TargetMachine.cpp

lib/Target/TargetMachineC.cpp

lib/Target/X86/X86AsmPrinter.cpp

lib/Target/X86/X86FastISel.cpp

lib/Target/X86/X86ISelDAGToDAG.cpp

lib/Target/X86/X86ISelLowering.h

lib/Target/X86/X86ISelLowering.cpp

lib/Target/X86/X86MCInstLower.cpp

lib/Target/X86/X86SelectionDAGInfo.h

lib/Target/X86/X86SelectionDAGInfo.cpp

lib/Target/X86/X86Subtarget.cpp

lib/Target/X86/X86TargetObjectFile.h

lib/Target/X86/X86TargetObjectFile.cpp

lib/Target/X86/X86TargetTransformInfo.h

lib/Target/X86/X86TargetTransformInfo.cpp

lib/Target/XCore/XCoreAsmPrinter.cpp

lib/Target/XCore/XCoreISelDAGToDAG.cpp

lib/Target/XCore/XCoreISelLowering.h

lib/Target/XCore/XCoreISelLowering.cpp

lib/Target/XCore/XCoreSelectionDAGInfo.h

lib/Target/XCore/XCoreSelectionDAGInfo.cpp

lib/Target/XCore/XCoreSubtarget.cpp

lib/Target/XCore/XCoreTargetMachine.cpp

lib/Target/XCore/XCoreTargetObjectFile.h

lib/Target/XCore/XCoreTargetObjectFile.cpp

lib/Target/XCore/XCoreTargetTransformInfo.h

tools/llc/llc.cpp

tools/lli/OrcLazyJIT.h

tools/lli/OrcLazyJIT.cpp

tools/lli/lli.cpp

tools/llvm-rtdyld/llvm-rtdyld.cpp

unittests/ExecutionEngine/MCJIT/MCJITMultipleModuleTest.cpp

unittests/ExecutionEngine/MCJIT/MCJITTest.cpp

utils/TableGen/CallingConvEmitter.cpp