The model in ARM.td describes cortex-r5 as "FeatureVFPOnlySP". This is incorrect as Cortex-R5 TRM Sec 11.1.1 , states "FPU fully supports single-precision and double-precision add, subtract.."
Details
Details
Diff Detail
Diff Detail
- Repository
- rL LLVM