Skip to content

Commit 609c2f8

Browse files
vpykhtinvpykhtin
committedAug 18, 2016
[AMDGPU] add s_incperflevel/s_decperflevel intrinsics.
Differential revision: https://reviews.llvm.org/D23666 llvm-svn: 279106
1 parent 687691a commit 609c2f8

File tree

4 files changed

+108
-2
lines changed

4 files changed

+108
-2
lines changed
 

‎llvm/include/llvm/IR/IntrinsicsAMDGPU.td

+10
Original file line numberDiff line numberDiff line change
@@ -457,6 +457,16 @@ def int_amdgcn_s_sleep :
457457
Intrinsic<[], [llvm_i32_ty], []> {
458458
}
459459

460+
def int_amdgcn_s_incperflevel :
461+
GCCBuiltin<"__builtin_amdgcn_s_incperflevel">,
462+
Intrinsic<[], [llvm_i32_ty], []> {
463+
}
464+
465+
def int_amdgcn_s_decperflevel :
466+
GCCBuiltin<"__builtin_amdgcn_s_decperflevel">,
467+
Intrinsic<[], [llvm_i32_ty], []> {
468+
}
469+
460470
def int_amdgcn_s_getreg :
461471
GCCBuiltin<"__builtin_amdgcn_s_getreg">,
462472
Intrinsic<[llvm_i32_ty], [llvm_i32_ty], [IntrReadMem]>;

‎llvm/lib/Target/AMDGPU/SIInstructions.td

+12-2
Original file line numberDiff line numberDiff line change
@@ -515,8 +515,18 @@ def S_TRAP : SOPP <0x00000012, (ins i16imm:$simm16), "s_trap $simm16">;
515515
def S_ICACHE_INV : SOPP <0x00000013, (ins), "s_icache_inv"> {
516516
let simm16 = 0;
517517
}
518-
def S_INCPERFLEVEL : SOPP <0x00000014, (ins i16imm:$simm16), "s_incperflevel $simm16">;
519-
def S_DECPERFLEVEL : SOPP <0x00000015, (ins i16imm:$simm16), "s_decperflevel $simm16">;
518+
def S_INCPERFLEVEL : SOPP <0x00000014, (ins i32imm:$simm16), "s_incperflevel $simm16",
519+
[(int_amdgcn_s_incperflevel SIMM16bit:$simm16)]> {
520+
let hasSideEffects = 1;
521+
let mayLoad = 1;
522+
let mayStore = 1;
523+
}
524+
def S_DECPERFLEVEL : SOPP <0x00000015, (ins i32imm:$simm16), "s_decperflevel $simm16",
525+
[(int_amdgcn_s_decperflevel SIMM16bit:$simm16)]> {
526+
let hasSideEffects = 1;
527+
let mayLoad = 1;
528+
let mayStore = 1;
529+
}
520530
def S_TTRACEDATA : SOPP <0x00000016, (ins), "s_ttracedata"> {
521531
let simm16 = 0;
522532
}

‎llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.decperflevel.ll

+43
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,43 @@
1+
; RUN: llc -march=amdgcn -verify-machineinstrs < %s | FileCheck -check-prefix=GCN %s
2+
; RUN: llc -march=amdgcn -mcpu=tonga -verify-machineinstrs < %s | FileCheck -check-prefix=GCN %s
3+
4+
declare void @llvm.amdgcn.s.decperflevel(i32) #0
5+
6+
; GCN-LABEL: {{^}}test_s_decperflevel:
7+
; GCN: s_decperflevel 0{{$}}
8+
; GCN: s_decperflevel 1{{$}}
9+
; GCN: s_decperflevel 2{{$}}
10+
; GCN: s_decperflevel 3{{$}}
11+
; GCN: s_decperflevel 4{{$}}
12+
; GCN: s_decperflevel 5{{$}}
13+
; GCN: s_decperflevel 6{{$}}
14+
; GCN: s_decperflevel 7{{$}}
15+
; GCN: s_decperflevel 8{{$}}
16+
; GCN: s_decperflevel 9{{$}}
17+
; GCN: s_decperflevel 10{{$}}
18+
; GCN: s_decperflevel 11{{$}}
19+
; GCN: s_decperflevel 12{{$}}
20+
; GCN: s_decperflevel 13{{$}}
21+
; GCN: s_decperflevel 14{{$}}
22+
; GCN: s_decperflevel 15{{$}}
23+
define void @test_s_decperflevel(i32 %x) #0 {
24+
call void @llvm.amdgcn.s.decperflevel(i32 0)
25+
call void @llvm.amdgcn.s.decperflevel(i32 1)
26+
call void @llvm.amdgcn.s.decperflevel(i32 2)
27+
call void @llvm.amdgcn.s.decperflevel(i32 3)
28+
call void @llvm.amdgcn.s.decperflevel(i32 4)
29+
call void @llvm.amdgcn.s.decperflevel(i32 5)
30+
call void @llvm.amdgcn.s.decperflevel(i32 6)
31+
call void @llvm.amdgcn.s.decperflevel(i32 7)
32+
call void @llvm.amdgcn.s.decperflevel(i32 8)
33+
call void @llvm.amdgcn.s.decperflevel(i32 9)
34+
call void @llvm.amdgcn.s.decperflevel(i32 10)
35+
call void @llvm.amdgcn.s.decperflevel(i32 11)
36+
call void @llvm.amdgcn.s.decperflevel(i32 12)
37+
call void @llvm.amdgcn.s.decperflevel(i32 13)
38+
call void @llvm.amdgcn.s.decperflevel(i32 14)
39+
call void @llvm.amdgcn.s.decperflevel(i32 15)
40+
ret void
41+
}
42+
43+
attributes #0 = { nounwind }

‎llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.incperflevel.ll

+43
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,43 @@
1+
; RUN: llc -march=amdgcn -verify-machineinstrs < %s | FileCheck -check-prefix=GCN %s
2+
; RUN: llc -march=amdgcn -mcpu=tonga -verify-machineinstrs < %s | FileCheck -check-prefix=GCN %s
3+
4+
declare void @llvm.amdgcn.s.incperflevel(i32) #0
5+
6+
; GCN-LABEL: {{^}}test_s_incperflevel:
7+
; GCN: s_incperflevel 0{{$}}
8+
; GCN: s_incperflevel 1{{$}}
9+
; GCN: s_incperflevel 2{{$}}
10+
; GCN: s_incperflevel 3{{$}}
11+
; GCN: s_incperflevel 4{{$}}
12+
; GCN: s_incperflevel 5{{$}}
13+
; GCN: s_incperflevel 6{{$}}
14+
; GCN: s_incperflevel 7{{$}}
15+
; GCN: s_incperflevel 8{{$}}
16+
; GCN: s_incperflevel 9{{$}}
17+
; GCN: s_incperflevel 10{{$}}
18+
; GCN: s_incperflevel 11{{$}}
19+
; GCN: s_incperflevel 12{{$}}
20+
; GCN: s_incperflevel 13{{$}}
21+
; GCN: s_incperflevel 14{{$}}
22+
; GCN: s_incperflevel 15{{$}}
23+
define void @test_s_incperflevel(i32 %x) #0 {
24+
call void @llvm.amdgcn.s.incperflevel(i32 0)
25+
call void @llvm.amdgcn.s.incperflevel(i32 1)
26+
call void @llvm.amdgcn.s.incperflevel(i32 2)
27+
call void @llvm.amdgcn.s.incperflevel(i32 3)
28+
call void @llvm.amdgcn.s.incperflevel(i32 4)
29+
call void @llvm.amdgcn.s.incperflevel(i32 5)
30+
call void @llvm.amdgcn.s.incperflevel(i32 6)
31+
call void @llvm.amdgcn.s.incperflevel(i32 7)
32+
call void @llvm.amdgcn.s.incperflevel(i32 8)
33+
call void @llvm.amdgcn.s.incperflevel(i32 9)
34+
call void @llvm.amdgcn.s.incperflevel(i32 10)
35+
call void @llvm.amdgcn.s.incperflevel(i32 11)
36+
call void @llvm.amdgcn.s.incperflevel(i32 12)
37+
call void @llvm.amdgcn.s.incperflevel(i32 13)
38+
call void @llvm.amdgcn.s.incperflevel(i32 14)
39+
call void @llvm.amdgcn.s.incperflevel(i32 15)
40+
ret void
41+
}
42+
43+
attributes #0 = { nounwind }

0 commit comments

Comments
 (0)
Please sign in to comment.