This is an archive of the discontinued LLVM Phabricator instance.

Sparc: Prefer reg+reg address encoding when only one register used.
AbandonedPublic

Authored by jyknight on Mar 31 2015, 1:25 PM.

Details

Reviewers
None
Summary

Reg+%g0 is preferred to Reg+imm0 by the manual, and is what GCC produces.

Futhermore, reg+imm is invalid for the (not yet supported) "alternate address space" instructions.

Diff Detail

Repository
rL LLVM

Event Timeline

jyknight updated this revision to Diff 23001.Mar 31 2015, 1:25 PM
jyknight updated this revision to Diff 23003.
jyknight retitled this revision from to Sparc: Prefer reg+reg address encoding when only one register used..
jyknight updated this object.
jyknight edited the test plan for this revision. (Show Details)
jyknight set the repository for this revision to rL LLVM.
jyknight added a subscriber: Unknown Object (MLST).
jyknight abandoned this revision.Mar 31 2015, 2:58 PM

(Apparently I need to cc llvm-commits the FIRST time or it doesn't DTRT. Oops...will try again.)