This is an archive of the discontinued LLVM Phabricator instance.

[RISCV] enable emission of alias instructions by default
ClosedPublic

Authored by niosHD on Dec 14 2017, 12:40 AM.

Details

Summary

This patch switches the default for -riscv-no-aliases to false
and updates all affected MC and CodeGen tests. As recommended in
D41071, MC tests use the canonical instructions and the CodeGen
tests use the aliases.

Additionally, for the f and d instructions with rounding mode,
the tests for the aliased versions are moved and tightened such
that they can actually detect if alias emission is enabled.
(see D40902 for context)

Diff Detail

Event Timeline

niosHD created this revision.Dec 14 2017, 12:40 AM
asb accepted this revision.Dec 14 2017, 2:11 AM

Thanks, this looks good to me.

This revision is now accepted and ready to land.Dec 14 2017, 2:11 AM
This revision was automatically updated to reflect the committed changes.