@@ -561,8 +561,7 @@ define i16 @fshr_bswap(i16 %x) {
561
561
562
562
define i32 @fshl_mask_args_same1 (i32 %a ) {
563
563
; CHECK-LABEL: @fshl_mask_args_same1(
564
- ; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[A:%.*]], -65536
565
- ; CHECK-NEXT: [[TMP2:%.*]] = call i32 @llvm.fshl.i32(i32 [[TMP1]], i32 [[TMP1]], i32 16)
564
+ ; CHECK-NEXT: [[TMP2:%.*]] = lshr i32 [[A:%.*]], 16
566
565
; CHECK-NEXT: ret i32 [[TMP2]]
567
566
;
568
567
%tmp1 = and i32 %a , 4294901760 ; 0xffff0000
@@ -572,8 +571,8 @@ define i32 @fshl_mask_args_same1(i32 %a) {
572
571
573
572
define i32 @fshl_mask_args_same2 (i32 %a ) {
574
573
; CHECK-LABEL: @fshl_mask_args_same2(
575
- ; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[A:%.*]], 255
576
- ; CHECK-NEXT: [[TMP2:%.*]] = call i32 @llvm.fshl.i32(i32 [[TMP1]], i32 [[TMP1]], i32 8)
574
+ ; CHECK-NEXT: [[TMP1:%.*]] = shl i32 [[A:%.*]], 8
575
+ ; CHECK-NEXT: [[TMP2:%.*]] = and i32 [[TMP1]], 65280
577
576
; CHECK-NEXT: ret i32 [[TMP2]]
578
577
;
579
578
%tmp1 = and i32 %a , 255
@@ -583,8 +582,7 @@ define i32 @fshl_mask_args_same2(i32 %a) {
583
582
584
583
define i32 @fshl_mask_args_same3 (i32 %a ) {
585
584
; CHECK-LABEL: @fshl_mask_args_same3(
586
- ; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[A:%.*]], 255
587
- ; CHECK-NEXT: [[TMP2:%.*]] = call i32 @llvm.fshl.i32(i32 [[TMP1]], i32 [[TMP1]], i32 24)
585
+ ; CHECK-NEXT: [[TMP2:%.*]] = shl i32 [[A:%.*]], 24
588
586
; CHECK-NEXT: ret i32 [[TMP2]]
589
587
;
590
588
%tmp1 = and i32 %a , 255
@@ -594,9 +592,8 @@ define i32 @fshl_mask_args_same3(i32 %a) {
594
592
595
593
define i32 @fshl_mask_args_different (i32 %a ) {
596
594
; CHECK-LABEL: @fshl_mask_args_different(
597
- ; CHECK-NEXT: [[TMP2:%.*]] = and i32 [[A:%.*]], -65536
598
- ; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[A]], -16777216
599
- ; CHECK-NEXT: [[TMP3:%.*]] = call i32 @llvm.fshl.i32(i32 [[TMP2]], i32 [[TMP1]], i32 17)
595
+ ; CHECK-NEXT: [[TMP1:%.*]] = lshr i32 [[A:%.*]], 15
596
+ ; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[TMP1]], 130560
600
597
; CHECK-NEXT: ret i32 [[TMP3]]
601
598
;
602
599
%tmp2 = and i32 %a , 4294901760 ; 0xfffff00f
@@ -607,8 +604,7 @@ define i32 @fshl_mask_args_different(i32 %a) {
607
604
608
605
define <2 x i31 > @fshr_mask_args_same_vector (<2 x i31 > %a ) {
609
606
; CHECK-LABEL: @fshr_mask_args_same_vector(
610
- ; CHECK-NEXT: [[TMP1:%.*]] = and <2 x i31> [[A:%.*]], <i31 1000, i31 1000>
611
- ; CHECK-NEXT: [[TMP3:%.*]] = call <2 x i31> @llvm.fshl.v2i31(<2 x i31> [[A]], <2 x i31> [[TMP1]], <2 x i31> <i31 10, i31 10>)
607
+ ; CHECK-NEXT: [[TMP3:%.*]] = shl <2 x i31> [[A:%.*]], <i31 10, i31 10>
612
608
; CHECK-NEXT: ret <2 x i31> [[TMP3]]
613
609
;
614
610
%tmp1 = and <2 x i31 > %a , <i31 1000 , i31 1000 >
@@ -620,7 +616,7 @@ define <2 x i31> @fshr_mask_args_same_vector(<2 x i31> %a) {
620
616
define <2 x i32 > @fshr_mask_args_same_vector2 (<2 x i32 > %a , <2 x i32 > %b ) {
621
617
; CHECK-LABEL: @fshr_mask_args_same_vector2(
622
618
; CHECK-NEXT: [[TMP1:%.*]] = and <2 x i32> [[A:%.*]], <i32 1000000, i32 100000>
623
- ; CHECK-NEXT: [[TMP3:%.*]] = call <2 x i32> @llvm.fshl.v2i32( <2 x i32> [[TMP1]], <2 x i32> [[TMP1]], <2 x i32> <i32 29, i32 29>)
619
+ ; CHECK-NEXT: [[TMP3:%.*]] = lshr exact <2 x i32> [[TMP1]], <i32 3, i32 3>
624
620
; CHECK-NEXT: ret <2 x i32> [[TMP3]]
625
621
;
626
622
%tmp1 = and <2 x i32 > %a , <i32 1000000 , i32 100000 >
0 commit comments