@@ -3001,38 +3001,6 @@ define void @test_int_x86_avx512_mask_pmovus_dw_mem_256(i8* %ptr, <8 x i32> %x1,
3001
3001
ret void
3002
3002
}
3003
3003
3004
- declare <2 x double > @llvm.x86.avx512.mask.cvtdq2pd.128 (<4 x i32 >, <2 x double >, i8 )
3005
-
3006
- define <2 x double >@test_int_x86_avx512_mask_cvt_dq2pd_128 (<4 x i32 > %x0 , <2 x double > %x1 , i8 %x2 ) {
3007
- ; CHECK-LABEL: test_int_x86_avx512_mask_cvt_dq2pd_128:
3008
- ; CHECK: ## BB#0:
3009
- ; CHECK-NEXT: kmovw %edi, %k1 ## encoding: [0xc5,0xf8,0x92,0xcf]
3010
- ; CHECK-NEXT: vcvtdq2pd %xmm0, %xmm1 {%k1} ## encoding: [0x62,0xf1,0x7e,0x09,0xe6,0xc8]
3011
- ; CHECK-NEXT: vcvtdq2pd %xmm0, %xmm0 ## encoding: [0x62,0xf1,0x7e,0x08,0xe6,0xc0]
3012
- ; CHECK-NEXT: vaddpd %xmm0, %xmm1, %xmm0 ## encoding: [0x62,0xf1,0xf5,0x08,0x58,0xc0]
3013
- ; CHECK-NEXT: retq ## encoding: [0xc3]
3014
- %res = call <2 x double > @llvm.x86.avx512.mask.cvtdq2pd.128 (<4 x i32 > %x0 , <2 x double > %x1 , i8 %x2 )
3015
- %res1 = call <2 x double > @llvm.x86.avx512.mask.cvtdq2pd.128 (<4 x i32 > %x0 , <2 x double > %x1 , i8 -1 )
3016
- %res2 = fadd <2 x double > %res , %res1
3017
- ret <2 x double > %res2
3018
- }
3019
-
3020
- declare <4 x double > @llvm.x86.avx512.mask.cvtdq2pd.256 (<4 x i32 >, <4 x double >, i8 )
3021
-
3022
- define <4 x double >@test_int_x86_avx512_mask_cvt_dq2pd_256 (<4 x i32 > %x0 , <4 x double > %x1 , i8 %x2 ) {
3023
- ; CHECK-LABEL: test_int_x86_avx512_mask_cvt_dq2pd_256:
3024
- ; CHECK: ## BB#0:
3025
- ; CHECK-NEXT: kmovw %edi, %k1 ## encoding: [0xc5,0xf8,0x92,0xcf]
3026
- ; CHECK-NEXT: vcvtdq2pd %xmm0, %ymm1 {%k1} ## encoding: [0x62,0xf1,0x7e,0x29,0xe6,0xc8]
3027
- ; CHECK-NEXT: vcvtdq2pd %xmm0, %ymm0 ## encoding: [0x62,0xf1,0x7e,0x28,0xe6,0xc0]
3028
- ; CHECK-NEXT: vaddpd %ymm0, %ymm1, %ymm0 ## encoding: [0x62,0xf1,0xf5,0x28,0x58,0xc0]
3029
- ; CHECK-NEXT: retq ## encoding: [0xc3]
3030
- %res = call <4 x double > @llvm.x86.avx512.mask.cvtdq2pd.256 (<4 x i32 > %x0 , <4 x double > %x1 , i8 %x2 )
3031
- %res1 = call <4 x double > @llvm.x86.avx512.mask.cvtdq2pd.256 (<4 x i32 > %x0 , <4 x double > %x1 , i8 -1 )
3032
- %res2 = fadd <4 x double > %res , %res1
3033
- ret <4 x double > %res2
3034
- }
3035
-
3036
3004
declare <4 x float > @llvm.x86.avx512.mask.cvtdq2ps.128 (<4 x i32 >, <4 x float >, i8 )
3037
3005
3038
3006
define <4 x float >@test_int_x86_avx512_mask_cvt_dq2ps_128 (<4 x i32 > %x0 , <4 x float > %x1 , i8 %x2 ) {
@@ -3385,38 +3353,6 @@ define <8 x i32>@test_int_x86_avx512_mask_cvtt_ps2udq_256(<8 x float> %x0, <8 x
3385
3353
ret <8 x i32 > %res2
3386
3354
}
3387
3355
3388
- declare <2 x double > @llvm.x86.avx512.mask.cvtudq2pd.128 (<4 x i32 >, <2 x double >, i8 )
3389
-
3390
- define <2 x double >@test_int_x86_avx512_mask_cvt_udq2pd_128 (<4 x i32 > %x0 , <2 x double > %x1 , i8 %x2 ) {
3391
- ; CHECK-LABEL: test_int_x86_avx512_mask_cvt_udq2pd_128:
3392
- ; CHECK: ## BB#0:
3393
- ; CHECK-NEXT: kmovw %edi, %k1 ## encoding: [0xc5,0xf8,0x92,0xcf]
3394
- ; CHECK-NEXT: vcvtudq2pd %xmm0, %xmm1 {%k1} ## encoding: [0x62,0xf1,0x7e,0x09,0x7a,0xc8]
3395
- ; CHECK-NEXT: vcvtudq2pd %xmm0, %xmm0 ## encoding: [0x62,0xf1,0x7e,0x08,0x7a,0xc0]
3396
- ; CHECK-NEXT: vaddpd %xmm0, %xmm1, %xmm0 ## encoding: [0x62,0xf1,0xf5,0x08,0x58,0xc0]
3397
- ; CHECK-NEXT: retq ## encoding: [0xc3]
3398
- %res = call <2 x double > @llvm.x86.avx512.mask.cvtudq2pd.128 (<4 x i32 > %x0 , <2 x double > %x1 , i8 %x2 )
3399
- %res1 = call <2 x double > @llvm.x86.avx512.mask.cvtudq2pd.128 (<4 x i32 > %x0 , <2 x double > %x1 , i8 -1 )
3400
- %res2 = fadd <2 x double > %res , %res1
3401
- ret <2 x double > %res2
3402
- }
3403
-
3404
- declare <4 x double > @llvm.x86.avx512.mask.cvtudq2pd.256 (<4 x i32 >, <4 x double >, i8 )
3405
-
3406
- define <4 x double >@test_int_x86_avx512_mask_cvt_udq2pd_256 (<4 x i32 > %x0 , <4 x double > %x1 , i8 %x2 ) {
3407
- ; CHECK-LABEL: test_int_x86_avx512_mask_cvt_udq2pd_256:
3408
- ; CHECK: ## BB#0:
3409
- ; CHECK-NEXT: kmovw %edi, %k1 ## encoding: [0xc5,0xf8,0x92,0xcf]
3410
- ; CHECK-NEXT: vcvtudq2pd %xmm0, %ymm1 {%k1} ## encoding: [0x62,0xf1,0x7e,0x29,0x7a,0xc8]
3411
- ; CHECK-NEXT: vcvtudq2pd %xmm0, %ymm0 ## encoding: [0x62,0xf1,0x7e,0x28,0x7a,0xc0]
3412
- ; CHECK-NEXT: vaddpd %ymm0, %ymm1, %ymm0 ## encoding: [0x62,0xf1,0xf5,0x28,0x58,0xc0]
3413
- ; CHECK-NEXT: retq ## encoding: [0xc3]
3414
- %res = call <4 x double > @llvm.x86.avx512.mask.cvtudq2pd.256 (<4 x i32 > %x0 , <4 x double > %x1 , i8 %x2 )
3415
- %res1 = call <4 x double > @llvm.x86.avx512.mask.cvtudq2pd.256 (<4 x i32 > %x0 , <4 x double > %x1 , i8 -1 )
3416
- %res2 = fadd <4 x double > %res , %res1
3417
- ret <4 x double > %res2
3418
- }
3419
-
3420
3356
declare <4 x float > @llvm.x86.avx512.mask.cvtudq2ps.128 (<4 x i32 >, <4 x float >, i8 )
3421
3357
3422
3358
define <4 x float >@test_int_x86_avx512_mask_cvt_udq2ps_128 (<4 x i32 > %x0 , <4 x float > %x1 , i8 %x2 ) {
0 commit comments