Skip to content

Commit aea1c35

Browse files
committedJun 27, 2017
[AArch64] Performance enhancements for Cavium ThunderX2 T99
This patch enables significant performance enhancements to the Cavium ThunderX2T99 LLVM backend, as observed by running SPEC2K6, by adding more detailed scheduling information. Related Bugzilla bug: http://bugs.llvm.org/show_bug.cgi?id=32562 Patch by: steleman Differential Revision: https://reviews.llvm.org/D31801 llvm-svn: 306462
1 parent 4df5d76 commit aea1c35

File tree

2 files changed

+1059
-166
lines changed

2 files changed

+1059
-166
lines changed
 

‎llvm/lib/Target/AArch64/AArch64InstrInfo.td

+2-2
Original file line numberDiff line numberDiff line change
@@ -735,7 +735,7 @@ def : ShiftAlias<"rorv", RORVWr, GPR32>;
735735
def : ShiftAlias<"rorv", RORVXr, GPR64>;
736736

737737
// Multiply-add
738-
let AddedComplexity = 7 in {
738+
let AddedComplexity = 5 in {
739739
defm MADD : MulAccum<0, "madd", add>;
740740
defm MSUB : MulAccum<1, "msub", sub>;
741741

@@ -752,7 +752,7 @@ def : Pat<(i32 (mul (ineg GPR32:$Rn), GPR32:$Rm)),
752752
(MSUBWrrr GPR32:$Rn, GPR32:$Rm, WZR)>;
753753
def : Pat<(i64 (mul (ineg GPR64:$Rn), GPR64:$Rm)),
754754
(MSUBXrrr GPR64:$Rn, GPR64:$Rm, XZR)>;
755-
} // AddedComplexity = 7
755+
} // AddedComplexity = 5
756756

757757
let AddedComplexity = 5 in {
758758
def SMADDLrrr : WideMulAccum<0, 0b001, "smaddl", add, sext>;

‎llvm/lib/Target/AArch64/AArch64SchedThunderX2T99.td

+1,057-164
Large diffs are not rendered by default.

0 commit comments

Comments
 (0)
Please sign in to comment.