Skip to content

Commit 715f8f1

Browse files
dsandersllvmdsandersllvm
committedSep 11, 2015
[mips] Add missing disassembler tests for MIPS64-MIPS64R5.
llvm-svn: 247422
1 parent db60947 commit 715f8f1

12 files changed

+990
-0
lines changed
 

‎llvm/test/MC/Disassembler/Mips/mips64/invalid-xfail.txt

+13
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,13 @@
1+
# RUN: llvm-mc %s -triple=mips64-unknown-linux -disassemble -mcpu=mips64 | FileCheck %s
2+
# XFAIL: *
3+
4+
# Start with a valid instruction. Otherwise llvm-mc gives up immediately.
5+
0x00 0x00 0x00 0x00
6+
7+
# CHECK: .text
8+
0x45 0x06 0x00 0x82 # bc1fl $fcc1, 520 # CHECK: :[[@LINE]]:1: warning: invalid instruction encoding
9+
0x45 0x07 0xd8 0x01 # bc1tl $fcc1, -40956 # CHECK: :[[@LINE]]:1: warning: invalid instruction encoding
10+
0x45 0x08 0x14 0x02 # bc1f $fcc2, 20488 # CHECK: :[[@LINE]]:1: warning: invalid instruction encoding
11+
0x45 0x09 0x01 0x01 # bc1t $fcc2, 1028 # CHECK: :[[@LINE]]:1: warning: invalid instruction encoding
12+
0x48 0x00 0x00 0x01 # mfc2 $zero, $0, 1 # CHECK: :[[@LINE]]:1: warning: invalid instruction encoding
13+
0x48 0x86 0x00 0x04 # mtc2 $6, $0, 4 # CHECK: :[[@LINE]]:1: warning: invalid instruction encoding

‎llvm/test/MC/Disassembler/Mips/mips64/valid-mips64.txt

+191
Large diffs are not rendered by default.

‎llvm/test/MC/Disassembler/Mips/mips64/valid-xfail.txt

+13
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,13 @@
1+
# RUN: llvm-mc %s -triple=mips64-unknown-linux -disassemble -mcpu=mips64 | FileCheck %s
2+
# XFAIL: *
3+
0x10 0x00 0x00 0x02 # CHECK: b 8
4+
0x10 0x00 0x00 0x05 # CHECK: b 20
5+
0x10 0x00 0x28 0x09 # CHECK: b 40996
6+
0x10 0x04 0x14 0xe1 # CHECK: beq $zero, $4, 21380
7+
0x11 0x00 0x00 0xc3 # CHECK: beqz $8, 780
8+
0x12 0x88 0x00 0x16 # CHECK: beq $20, $8, 88
9+
0x15 0x00 0x88 0x13 # CHECK: bnez $8, -122804
10+
0x15 0x8a 0x9f 0x89 # CHECK: bne $12, $10, -98780
11+
0x50 0xc7 0x07 0xf2 # CHECK: beql $6, $7, 8136
12+
0xc2 0x44 0xe3 0x67 # CHECK: lwc0 $4, -7321($18)
13+
0xe2 0x64 0x49 0xd8 # CHECK: swc0 $4, 18904($19)

‎llvm/test/MC/Disassembler/Mips/mips64r2/invalid-xfail.txt

+13
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,13 @@
1+
# RUN: llvm-mc %s -triple=mips64-unknown-linux -disassemble -mcpu=mips64r2 | FileCheck %s
2+
# XFAIL: *
3+
4+
# Start with a valid instruction. Otherwise llvm-mc gives up immediately.
5+
0x00 0x00 0x00 0x00
6+
7+
# CHECK: .text
8+
0x45 0x06 0x00 0x82 # bc1fl $fcc1, 520 # CHECK: :[[@LINE]]:1: warning: invalid instruction encoding
9+
0x45 0x07 0xd8 0x01 # bc1tl $fcc1, -40956 # CHECK: :[[@LINE]]:1: warning: invalid instruction encoding
10+
0x45 0x08 0x14 0x02 # bc1f $fcc2, 20488 # CHECK: :[[@LINE]]:1: warning: invalid instruction encoding
11+
0x45 0x09 0x01 0x01 # bc1t $fcc2, 1028 # CHECK: :[[@LINE]]:1: warning: invalid instruction encoding
12+
0x48 0x00 0x00 0x01 # mfc2 $zero, $0, 1 # CHECK: :[[@LINE]]:1: warning: invalid instruction encoding
13+
0x48 0x86 0x00 0x04 # mtc2 $6, $0, 4 # CHECK: :[[@LINE]]:1: warning: invalid instruction encoding

‎llvm/test/MC/Disassembler/Mips/mips64r2/valid-mips64r2.txt

+210
Large diffs are not rendered by default.

‎llvm/test/MC/Disassembler/Mips/mips64r2/valid-xfail.txt

+14
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,14 @@
1+
# RUN: llvm-mc %s -triple=mips64-unknown-linux -disassemble -mcpu=mips64r2 | FileCheck %s
2+
# XFAIL: *
3+
0x10 0x00 0x00 0x02 # CHECK: b 8
4+
0x10 0x00 0x00 0x05 # CHECK: b 20
5+
0x10 0x00 0x28 0x09 # CHECK: b 40996
6+
0x10 0x04 0x14 0xe1 # CHECK: beq $zero, $4, 21380
7+
0x11 0x00 0x00 0xc3 # CHECK: beqz $8, 780
8+
0x12 0x88 0x00 0x16 # CHECK: beq $20, $8, 88
9+
0x15 0x00 0x88 0x13 # CHECK: bnez $8, -122804
10+
0x15 0x8a 0x9f 0x89 # CHECK: bne $12, $10, -98780
11+
0x50 0xc7 0x07 0xf2 # CHECK: beql $6, $7, 8136
12+
0x7c 0x48 0xc7 0x00 # CHECK: ext $8, $2, 28, 25
13+
0xc2 0x44 0xe3 0x67 # CHECK: lwc0 $4, -7321($18)
14+
0xe2 0x64 0x49 0xd8 # CHECK: swc0 $4, 18904($19)

‎llvm/test/MC/Disassembler/Mips/mips64r3/invalid-xfail.txt

+13
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,13 @@
1+
# RUN: llvm-mc %s -triple=mips64-unknown-linux -disassemble -mcpu=mips64r3 | FileCheck %s
2+
# XFAIL: *
3+
4+
# Start with a valid instruction. Otherwise llvm-mc gives up immediately.
5+
0x00 0x00 0x00 0x00
6+
7+
# CHECK: .text
8+
0x45 0x06 0x00 0x82 # bc1fl $fcc1, 520 # CHECK: :[[@LINE]]:1: warning: invalid instruction encoding
9+
0x45 0x07 0xd8 0x01 # bc1tl $fcc1, -40956 # CHECK: :[[@LINE]]:1: warning: invalid instruction encoding
10+
0x45 0x08 0x14 0x02 # bc1f $fcc2, 20488 # CHECK: :[[@LINE]]:1: warning: invalid instruction encoding
11+
0x45 0x09 0x01 0x01 # bc1t $fcc2, 1028 # CHECK: :[[@LINE]]:1: warning: invalid instruction encoding
12+
0x48 0x00 0x00 0x01 # mfc2 $zero, $0, 1 # CHECK: :[[@LINE]]:1: warning: invalid instruction encoding
13+
0x48 0x86 0x00 0x04 # mtc2 $6, $0, 4 # CHECK: :[[@LINE]]:1: warning: invalid instruction encoding

0 commit comments

Comments
 (0)
Please sign in to comment.