Skip to content

Commit eafe26d

Browse files
committedJun 27, 2014
[NVPTX] Implement fma and imad contraction as target DAGCombiner patterns
This also introduces DAGCombiner patterns for mul.wide to multiply two smaller integers and produce a larger integer llvm-svn: 211935
1 parent 832e09b commit eafe26d

File tree

6 files changed

+595
-126
lines changed

6 files changed

+595
-126
lines changed
 

‎llvm/lib/Target/NVPTX/NVPTXISelDAGToDAG.cpp

+8-5
Original file line numberDiff line numberDiff line change
@@ -24,11 +24,14 @@ using namespace llvm;
2424

2525
#define DEBUG_TYPE "nvptx-isel"
2626

27-
static cl::opt<int>
28-
FMAContractLevel("nvptx-fma-level", cl::ZeroOrMore, cl::Hidden,
29-
cl::desc("NVPTX Specific: FMA contraction (0: don't do it"
30-
" 1: do it 2: do it aggressively"),
31-
cl::init(2));
27+
unsigned FMAContractLevel = 0;
28+
29+
static cl::opt<unsigned, true>
30+
FMAContractLevelOpt("nvptx-fma-level", cl::ZeroOrMore, cl::Hidden,
31+
cl::desc("NVPTX Specific: FMA contraction (0: don't do it"
32+
" 1: do it 2: do it aggressively"),
33+
cl::location(FMAContractLevel),
34+
cl::init(2));
3235

3336
static cl::opt<int> UsePrecDivF32(
3437
"nvptx-prec-divf32", cl::ZeroOrMore, cl::Hidden,

0 commit comments

Comments
 (0)