This is an archive of the discontinued LLVM Phabricator instance.

Differential D21058

[Clang][AVX512][BUILTIN]Adding missing intrinsics srl and sll
AbandonedPublic

Authored by m_zuckerman on Jun 7 2016, 12:21 AM.

Details

Reviewers
AsafBadouh
delena
igorb

Diff Detail

Event Timeline

m_zuckerman updated this revision to Diff 59837.Jun 7 2016, 12:21 AM
m_zuckerman retitled this revision from to [Clang][AVX512][BUILTIN]Adding missing intrinsics srl and sll .
m_zuckerman updated this object.
m_zuckerman added reviewers: AsafBadouh, igorb, delena.
m_zuckerman added a subscriber: cfe-commits.
igorb accepted this revision.Jun 7 2016, 1:40 AM
igorb edited edge metadata.

LGTM

This revision is now accepted and ready to land.Jun 7 2016, 1:40 AM
m_zuckerman abandoned this revision.Jun 14 2016, 1:19 AM

Revision Contents

PathSize
include/
clang/
Basic/
2 lines
lib/
Headers/
8 lines
test/
CodeGen/
14 lines

Diff 59837

include/clang/Basic/BuiltinsX86.def

Show First 20 Lines • Show All 2,249 Lines • ▼ Show 20 Lines
TARGET_BUILTIN(__builtin_ia32_cvtss2sd_round_mask, "V2dV2dV4fV2dUcIi","","avx512f") TARGET_BUILTIN(__builtin_ia32_cvtss2sd_round_mask, "V2dV2dV4fV2dUcIi","","avx512f")
TARGET_BUILTIN(__builtin_ia32_cvtusi2sd32, "V2dV2dUi","","avx512f") TARGET_BUILTIN(__builtin_ia32_cvtusi2sd32, "V2dV2dUi","","avx512f")
TARGET_BUILTIN(__builtin_ia32_cvtusi2sd64, "V2dV2dULLiIi","","avx512f") TARGET_BUILTIN(__builtin_ia32_cvtusi2sd64, "V2dV2dULLiIi","","avx512f")
TARGET_BUILTIN(__builtin_ia32_cvtusi2ss32, "V4fV4fUiIi","","avx512f") TARGET_BUILTIN(__builtin_ia32_cvtusi2ss32, "V4fV4fUiIi","","avx512f")
TARGET_BUILTIN(__builtin_ia32_cvtusi2ss64, "V4fV4fULLiIi","","avx512f") TARGET_BUILTIN(__builtin_ia32_cvtusi2ss64, "V4fV4fULLiIi","","avx512f")
TARGET_BUILTIN(__builtin_ia32_vpmultishiftqb512_mask, "V64cV64cV64cV64cULLi","","avx512vbmi") TARGET_BUILTIN(__builtin_ia32_vpmultishiftqb512_mask, "V64cV64cV64cV64cULLi","","avx512vbmi")
TARGET_BUILTIN(__builtin_ia32_vpmultishiftqb128_mask, "V16cV16cV16cV16cUs","","avx512vbmi,avx512vl") TARGET_BUILTIN(__builtin_ia32_vpmultishiftqb128_mask, "V16cV16cV16cV16cUs","","avx512vbmi,avx512vl")
TARGET_BUILTIN(__builtin_ia32_vpmultishiftqb256_mask, "V32cV32cV32cV32cUi","","avx512vbmi,avx512vl") TARGET_BUILTIN(__builtin_ia32_vpmultishiftqb256_mask, "V32cV32cV32cV32cUi","","avx512vbmi,avx512vl")
TARGET_BUILTIN(__builtin_ia32_pslldq512, "V8dV8dIi","","avx512bw")
TARGET_BUILTIN(__builtin_ia32_psrldq512, "V8dV8dIi","","avx512bw")
// MONITORX/MWAITX // MONITORX/MWAITX
TARGET_BUILTIN(__builtin_ia32_monitorx, "vv*UiUi", "", "mwaitx") TARGET_BUILTIN(__builtin_ia32_monitorx, "vv*UiUi", "", "mwaitx")
TARGET_BUILTIN(__builtin_ia32_mwaitx, "vUiUiUi", "", "mwaitx") TARGET_BUILTIN(__builtin_ia32_mwaitx, "vUiUiUi", "", "mwaitx")
#undef BUILTIN #undef BUILTIN
#undef TARGET_BUILTIN #undef TARGET_BUILTIN

lib/Headers/avx512bwintrin.h

Show First 20 Lines • Show All 2,180 Lines • ▼ Show 20 Lines
static __inline__ __m512i __DEFAULT_FN_ATTRS static __inline__ __m512i __DEFAULT_FN_ATTRS
_mm512_sad_epu8 (__m512i __A, __m512i __B) _mm512_sad_epu8 (__m512i __A, __m512i __B)
{ {
return (__m512i) __builtin_ia32_psadbw512 ((__v64qi) __A, return (__m512i) __builtin_ia32_psadbw512 ((__v64qi) __A,
(__v64qi) __B); (__v64qi) __B);
} }
#define _mm512_bslli_epi128 (__A,__N)({\
return (__m512i) __builtin_ia32_pslldq512 ((__m512i)__A,(int) __N);\
})
#define _mm512_bsrli_epi128 ( __A, __N)({\
return (__m512i) __builtin_ia32_psrldq512 ((__m512i)__A, (int)__N);\
})
#undef __DEFAULT_FN_ATTRS #undef __DEFAULT_FN_ATTRS
#endif #endif

test/CodeGen/avx512bw-builtins.c

Show First 20 Lines • Show All 1,499 Lines • ▼ Show 20 Lines
} }
__m512i test_mm512_maskz_alignr_epi8(__mmask64 __U, __m512i __A,__m512i __B){ __m512i test_mm512_maskz_alignr_epi8(__mmask64 __U, __m512i __A,__m512i __B){
// CHECK-LABEL: @test_mm512_maskz_alignr_epi8 // CHECK-LABEL: @test_mm512_maskz_alignr_epi8
// CHECK: @llvm.x86.avx512.mask.palignr.512 // CHECK: @llvm.x86.avx512.mask.palignr.512
return _mm512_maskz_alignr_epi8(__U, __A, __B, 2); return _mm512_maskz_alignr_epi8(__U, __A, __B, 2);
} }
__m512i test_mm512_mm_dbsad_epu8(__m512i __A, __m512i __B) { __m512i test_mm512_mm_dbsad_epu8(__m512i __A, __m512i __B) {
// CHECK-LABEL: @test_mm512_mm_dbsad_epu8 // CHECK-LABEL: @test_mm512_mm_dbsad_epu8
// CHECK: @llvm.x86.avx512.mask.dbpsadbw.512 // CHECK: @llvm.x86.avx512.mask.dbpsadbw.512
return _mm512_dbsad_epu8(__A, __B, 170); return _mm512_dbsad_epu8(__A, __B, 170);
} }
__m512i test_mm512_mm_mask_dbsad_epu8(__m512i __W, __mmask32 __U, __m512i __A, __m512i __B) { __m512i test_mm512_mm_mask_dbsad_epu8(__m512i __W, __mmask32 __U, __m512i __A, __m512i __B) {
// CHECK-LABEL: @test_mm512_mm_mask_dbsad_epu8 // CHECK-LABEL: @test_mm512_mm_mask_dbsad_epu8
Show All 14 Lines
} }
__mmask32 test_mm512_movepi16_mask(__m512i __A) { __mmask32 test_mm512_movepi16_mask(__m512i __A) {
// CHECK-LABEL: @test_mm512_movepi16_mask // CHECK-LABEL: @test_mm512_movepi16_mask
// CHECK: @llvm.x86.avx512.cvtw2mask.512 // CHECK: @llvm.x86.avx512.cvtw2mask.512
return _mm512_movepi16_mask(__A); return _mm512_movepi16_mask(__A);
} }
__m512i test_mm512_bslli_epi128 (__m512i __A){
// CHECK-LABEL: @test_mm512_bslli_epi128
// CHECK: @lvm.x86.avx512.psll.dq.512(
return (__m512i) __builtin_ia32_pslldq512 (__A, 4);
}
__m512i test_mm512_bsrli_epi128 (__m512i __A){
// CHECK-LABEL: @test_mm512_bsrli_epi128
// CHECK: @lvm.x86.avx512.psrl.dq.512(
return (__m512i) __builtin_ia32_psrldq512 (__A, 4);
}