This is an archive of the discontinued LLVM Phabricator instance.

[PowerPC] [PR27387] Disallow r0 for ADD8TLS.
ClosedPublic

Authored by koriakin on Apr 16 2016, 3:05 PM.

Details

Summary

ADD8TLS, a variant of add instruction used for initial-exec TLS,
currently accepts r0 as a source register. While add itself supports
r0 just fine, linker can relax it to a local-exec sequence, converting
it to addi - which doesn't support r0.

This broke MemorySanitizer-powerpc64le :: signal_stress_test.cc.

Diff Detail

Repository
rL LLVM

Event Timeline

koriakin retitled this revision from to [PowerPC] [PR27387] Disallow r0 for ADD8TLS..
koriakin updated this object.
koriakin added a reviewer: hfinkel.
koriakin set the repository for this revision to rL LLVM.
koriakin added a subscriber: llvm-commits.
hfinkel accepted this revision.Apr 24 2016, 9:26 PM
hfinkel edited edge metadata.

LGTM.

This revision is now accepted and ready to land.Apr 24 2016, 9:26 PM
This revision was automatically updated to reflect the committed changes.