HomePhabricator

[RISCV] Define vmclr.m/vmset.m intrinsics.

Authored by khchen on Dec 27 2020, 8:00 PM.

Description

[RISCV] Define vmclr.m/vmset.m intrinsics.

Define vmclr.m/vmset.m intrinsics and lower to vmxor.mm/vmxnor.mm.

Ideally all rvv pseudo instructions could be implemented in C header,
but those two instructions don't take an input, codegen can not guarantee
that the source register becomes the same as the destination.

We expand pseduo-v-inst into corresponding v-inst in
RISCVExpandPseudoInsts pass.

Reviewed By: craig.topper, frasercrmck

Differential Revision: https://reviews.llvm.org/D93849

Details

Committed
khchenDec 28 2020, 6:57 PM
Reviewer
craig.topper
Differential Revision
D93849: [RISCV] Define vmclr.m/vmset.m intrinsics.
Parents
rG8b67c98c4774: [UpdateTestChecks] Fix update_analyze_test_checks.py failure
Branches
Unknown
Tags
Unknown