HomePhabricator

[RISCV] Add isel patterns for sbsetw/sbclrw/sbinvw with sext_inreg as the root.

Authored by craig.topper on Nov 26 2020, 2:02 AM.

Description

[RISCV] Add isel patterns for sbsetw/sbclrw/sbinvw with sext_inreg as the root.

This handles cases were the input isn't known to be sign extended.

Details