[RISCV] Prevent assertion in the assembler if vmerge or vfmerge are given a V0 destination.
Description
Description
Details
Details
- Committed
craig.topper Dec 14 2020, 5:22 PM - Parents
- rG2cf12ae0cc3f: [RISCV] Handle Match_InvalidSImm5 in RISCVAsmParser::MatchAndEmitInstruction
- Branches
- Unknown
- Tags