HomePhabricator

[RISCV] Support assembling TLS add and associated modifiers

Authored by lewis-revill on Apr 4 2019, 7:13 AM.

Description

[RISCV] Support assembling TLS add and associated modifiers

This patch adds support in the MC layer for parsing and assembling the
4-operand add instruction needed for TLS addressing. This also involves
parsing the %tprel_hi, %tprel_lo and %tprel_add operand modifiers.

Differential Revision: https://reviews.llvm.org/D55341

llvm-svn: 357698

Details

Committed
lewis-revillApr 4 2019, 7:13 AM
Differential Revision
D55341: [RISCV] Support assembling TLS add and associated modifiers
Parents
rG9f598ac7062c: [COFF] Fix delay import directory iterator
Branches
Unknown
Tags
Unknown