HomePhabricator

[RISCV] Enable the machine outliner for RISC-V

Authored by lewis-revill on Dec 19 2019, 8:41 AM.

Description

[RISCV] Enable the machine outliner for RISC-V

This patch enables the machine outliner for RISC-V and adds the
necessary logic for checking whether sequences can be safely outlined,
and describing how they should be outlined. Outlined functions are
called using the register t0 (x5) as the return address register, which
must be available for an occurrence of a sequence to be safely outlined.

Differential Revision: https://reviews.llvm.org/D66210

Details

Committed
lewis-revillDec 19 2019, 8:41 AM
Differential Revision
D66210: [RISCV] Enable the machine outliner for RISC-V
Parents
rGba430f503244: [cmake] Add dependency on llvm-dwarfdump to llvm-locstats
Branches
Unknown
Tags
Unknown