HomePhabricator

[X86] Improve 64-bit shifts on 32-bit targets (PR14593)

Authored by RKSimon on Jul 31 2016, 12:50 PM.

Description

[X86] Improve 64-bit shifts on 32-bit targets (PR14593)

As discussed on PR14593, this patch adds support for lowering to SHLD/SHRD from the patterns generated by DAGTypeLegalizer::ExpandShiftWithKnownAmountBit.

Differential Revision: https://reviews.llvm.org/D23000

llvm-svn: 277299

Details

Committed
RKSimonJul 31 2016, 12:50 PM
Differential Revision
D23000: [X86] Improve 64-bit shifts on 32-bit targets (PR14593)
Parents
rG600495266100: [COFF] Expose iterators for ImportAddressTableRVA
Branches
Unknown
Tags
Unknown