HomePhabricator

[RISCV] Use bitfields to shrink the size of the vector load/store intrinsics to…

Authored by craig.topper on Jun 7 2021, 4:35 PM.

Description

[RISCV] Use bitfields to shrink the size of the vector load/store intrinsics to pseudo instruction lookup tables.

Details

Committed
craig.topperJun 7 2021, 5:57 PM
Parents
rG11539edf52d5: [NFC][LSAN] Limit the number of concurrent threads is the test
Branches
Unknown
Tags
Unknown