GGanesh (Ganesh Gopalasubramanian)
User

Projects

User does not belong to any projects.

User Details

User Since
Apr 25 2016, 3:58 AM (82 w, 3 d)

Recent Activity

Aug 30 2017

GGanesh updated the diff for D36617: AMD Zen Scheduler Model Update.

Updated for review comments from Craig Topper!

Aug 30 2017, 3:54 AM

Aug 22 2017

GGanesh added a comment to D36617: AMD Zen Scheduler Model Update.

Simon! If you are okay with the patch, can you please commit the patch on my behalf!

Aug 22 2017, 8:46 AM
GGanesh updated the diff for D36617: AMD Zen Scheduler Model Update.

Updated as per Javed's comments!

Aug 22 2017, 12:15 AM

Aug 20 2017

GGanesh updated the diff for D36617: AMD Zen Scheduler Model Update.

Updated the patch as per Simon's comments.
Added the FP instruction itineraries which includes SSE4A and SHA instructions.

Aug 20 2017, 12:30 PM

Aug 18 2017

GGanesh added a comment to D36617: AMD Zen Scheduler Model Update.

Yes Simon! I will include the SSE4A instructions, their itineraries in the next patch. I will include tests verifying them as well.
If this patch is okay, can you please commit this patch on my behalf.

Aug 18 2017, 7:10 AM
GGanesh added a comment to D36617: AMD Zen Scheduler Model Update.

Simon, Craig Topper! My next increment is ready. If this patch can be accepted and committed, I will rebase and submit the next patch.
Or should I submit the next patch as an incremental patch with the changes put forth in this patch? Please help!

Aug 18 2017, 3:19 AM

Aug 14 2017

GGanesh updated the diff for D36617: AMD Zen Scheduler Model Update.

Updated for the itineraries of memory variants of the instructions.

Aug 14 2017, 2:41 AM

Aug 11 2017

GGanesh created D36617: AMD Zen Scheduler Model Update.
Aug 11 2017, 7:46 AM

Jul 19 2017

GGanesh added a comment to D35293: AMD znver1 Initial Scheduler model.

Thanks all!

Jul 19 2017, 8:21 AM

Jul 18 2017

GGanesh added a comment to D35293: AMD znver1 Initial Scheduler model.

Simon! If you are fine, can you please commit the patch on my behalf. I am yet to get commit access rights. Probably, after this patch, I will try to get it.

Jul 18 2017, 4:24 AM
GGanesh updated the diff for D35293: AMD znver1 Initial Scheduler model.

Patch update: For newer testcases.

Jul 18 2017, 4:02 AM

Jul 17 2017

GGanesh updated the diff for D35293: AMD znver1 Initial Scheduler model.

Updated as per Javed's review comments!

Jul 17 2017, 3:51 AM

Jul 16 2017

GGanesh updated the diff for D35293: AMD znver1 Initial Scheduler model.

Updated as per the review comments.

Jul 16 2017, 10:56 PM

Jul 12 2017

GGanesh added inline comments to D35293: AMD znver1 Initial Scheduler model.
Jul 12 2017, 12:36 AM
GGanesh created D35293: AMD znver1 Initial Scheduler model.
Jul 12 2017, 12:24 AM

Feb 8 2017

GGanesh added a comment to D29386: Clzero flag addition and inclusion under znver1.

Thank you @craig.topper.

Feb 8 2017, 9:58 PM
GGanesh added a comment to D29385: Clzero intrinsic and its addition under znver1.

@craig.topper If you are okay, can you please commit the changes on my behalf?

Feb 8 2017, 6:38 AM
GGanesh added a comment to D29385: Clzero intrinsic and its addition under znver1.

I think it is okay even if we don't set the mayStore attribute.
I wrote a simple test to check the following

  1. Schedules based on the instruction attribute
  2. Side-effect handling
Feb 8 2017, 4:00 AM

Feb 7 2017

GGanesh updated the diff for D29385: Clzero intrinsic and its addition under znver1.

Updated the test file "x86-32.s" for clzero only test!

Feb 7 2017, 7:56 AM
GGanesh updated the diff for D29386: Clzero flag addition and inclusion under znver1.

Updated the builtins test for "__builtin_ia32_clzero"

Feb 7 2017, 7:54 AM
GGanesh updated the diff for D29386: Clzero flag addition and inclusion under znver1.

Updated for review comments.

Feb 7 2017, 2:46 AM
GGanesh updated the diff for D29385: Clzero intrinsic and its addition under znver1.

Updated for the review comments

Feb 7 2017, 2:45 AM

Feb 1 2017

GGanesh added a dependent revision for D29386: Clzero flag addition and inclusion under znver1: D29385: Clzero intrinsic and its addition under znver1.
Feb 1 2017, 2:43 AM
GGanesh added a dependency for D29385: Clzero intrinsic and its addition under znver1: D29386: Clzero flag addition and inclusion under znver1.
Feb 1 2017, 2:43 AM
GGanesh created D29386: Clzero flag addition and inclusion under znver1.
Feb 1 2017, 2:42 AM
GGanesh created D29385: Clzero intrinsic and its addition under znver1.
Feb 1 2017, 2:38 AM

Jan 9 2017

GGanesh added a comment to D28018: AMD family 17h (znver1) enablement.

If Okay, can you please commit these on my behalf. I don't have write access.

Jan 9 2017, 12:27 PM
GGanesh added a comment to D28018: AMD family 17h (znver1) enablement.

Yes. True I mentioned that for the grouping or the order of the features enabled. These initFeatureMap are done based on the intrinsics and the CodeGen part.

Jan 9 2017, 12:26 PM
GGanesh updated the diff for D28017: AMD family 17h (znver1) enablement.

Adding znver1 to following tests.
a. LZCNT
b. Slow SHLD
c. slow unaligned memory

Jan 9 2017, 8:46 AM
GGanesh updated the diff for D28018: AMD family 17h (znver1) enablement.

Fallback to CK_BTVER1 is ok but not to CK_BTVER2. This is not possible because of the partial YMM writes. They have different behavior for znver1 with AVX and their legacy SIMD counterparts. So, as of now leaving them to alphabetical order.

Jan 9 2017, 8:19 AM

Jan 8 2017

GGanesh added inline comments to D28018: AMD family 17h (znver1) enablement.
Jan 8 2017, 12:33 PM
GGanesh updated the diff for D28017: AMD family 17h (znver1) enablement.

The clzero intrinsic handling and feature addition will be handled as a separate patch.
Added movbe and sse4a into ISA list of znver1.

Jan 8 2017, 8:42 AM
GGanesh updated the diff for D28018: AMD family 17h (znver1) enablement.

The clzero builtins and feature addition will be handled separately in another patch.
SSE4a and movbe are added to the ISA list.

Jan 8 2017, 8:40 AM

Dec 21 2016

GGanesh added a comment to D28017: AMD family 17h (znver1) enablement.

I am preparing a patch which doesn't include the clzero feature patch.
I will submit a separate patch for clzero feature patch.

Dec 21 2016, 7:22 PM
GGanesh updated D28017: AMD family 17h (znver1) enablement.
Dec 21 2016, 3:08 AM
GGanesh updated D28018: AMD family 17h (znver1) enablement.
Dec 21 2016, 3:08 AM
GGanesh retitled D28018: AMD family 17h (znver1) enablement from to AMD family 17h (znver1) enablement.
Dec 21 2016, 3:06 AM
GGanesh retitled D28017: AMD family 17h (znver1) enablement from to AMD family 17h (znver1) enablement.
Dec 21 2016, 3:03 AM

May 17 2016

GGanesh added a comment to D19795: Add new flag and intrinsic support for MWAITX and MONITORX instructions..

Thank you!

May 17 2016, 10:16 PM

May 13 2016

GGanesh updated the diff for D19795: Add new flag and intrinsic support for MWAITX and MONITORX instructions..

Added FeatureMWAITX to bdver4.

May 13 2016, 2:59 AM

May 11 2016

GGanesh updated the diff for D19795: Add new flag and intrinsic support for MWAITX and MONITORX instructions..

Incorporated comments from Simon!

May 11 2016, 11:08 PM

May 9 2016

GGanesh added a comment to D19796: Add new intrinsic support for MONITORX and MWAITX instructions..

PING!

May 9 2016, 2:57 AM

May 2 2016

GGanesh added a dependency for D19796: Add new intrinsic support for MONITORX and MWAITX instructions.: D19795: Add new flag and intrinsic support for MWAITX and MONITORX instructions..
May 2 2016, 12:23 AM
GGanesh added a dependent revision for D19795: Add new flag and intrinsic support for MWAITX and MONITORX instructions.: D19796: Add new intrinsic support for MONITORX and MWAITX instructions..
May 2 2016, 12:23 AM
GGanesh retitled D19796: Add new intrinsic support for MONITORX and MWAITX instructions. from to Add new intrinsic support for MONITORX and MWAITX instructions..
May 2 2016, 12:22 AM
GGanesh retitled D19795: Add new flag and intrinsic support for MWAITX and MONITORX instructions. from to Add new flag and intrinsic support for MWAITX and MONITORX instructions..
May 2 2016, 12:17 AM