In D140624#4079306, @omjavaid wrote:This rev has broken lldb-arm-ubuntu buildbot https://lab.llvm.org/buildbot/#/builders/17/builds/33173
- Queries
- All Stories
- Search
- Advanced Search
- Transactions
- Transaction Logs
Feed Advanced Search
Advanced Search
Advanced Search
Wed, Jan 25
Wed, Jan 25
kpdev42 added a comment to D140624: [LLDB] Fixes summary formatter for libc++ map allowing modification of contained value.
[NFC][LLDB] Rename test file
Wed, Jan 25, 1:04 AM · Restricted Project
kpdev42 committed rG2af0a478eaee: [lldb] Consider all breakpoints in breakpoint detection (authored by kpdev42).
[lldb] Consider all breakpoints in breakpoint detection
Wed, Jan 25, 12:06 AM · Restricted Project
Tue, Jan 24
Tue, Jan 24
kpdev42 committed rG92f0e4ccafac: [LLDB] Fixes summary formatter for libc++ map allowing modification of… (authored by kpdev42).
[LLDB] Fixes summary formatter for libc++ map allowing modification of…
Tue, Jan 24, 11:49 PM · Restricted Project
kpdev42 committed rGff9c31b23b76: [LLDB] Fix for libc++ atomic allowing modification of contained value (authored by kpdev42).
[LLDB] Fix for libc++ atomic allowing modification of contained value
Tue, Jan 24, 11:41 PM · Restricted Project
Wed, Jan 11
Wed, Jan 11
Renaming and cleanup according to review
Mon, Jan 9
Mon, Jan 9
@jingham
May I kindly ask you to take a look at this patch?
Dec 27 2022
Dec 27 2022
Fix test
Dec 23 2022
Dec 23 2022
kpdev42 retitled D140624: [LLDB] Fixes summary formatter for libc++ map allowing modification of contained value from [LLDB] Fix for libc++ map allowing modification of contained value to [LLDB] Fixes summary formatter for libc++ map allowing modification of contained value.
ping
kpdev42 requested review of D140623: [LLDB] Fix for libc++ atomic allowing modification of contained value.
Dec 21 2022
Dec 21 2022
In D140368#4007234, @DavidSpickett wrote:The intent makes sense. We should stop and report user breakpoints triggered while trying to execute some internal stepping plan, even if they overlap what lldb was planning to do in the first place.
Not totally sure how the change achieves that, this is quite the function. + @jingham who wrote the original changes.
Currently in some cases lldb reports stop reason as "step out" or "step over" (from thread plan completion) over "breakpoint"
This would be clearer if you said "(from thread plan completion) instead of "breakpoint"". Took me a while to work out that it wasn't over meaning step over a breakpoint.
I think the test naming could be clearer. breakpoint/step_out_breakpoint/TestStepOutBreakpoint.py implies it's just about stepping out. How about breakpoint/thread_plan_user_breakpoint/TestThreadPlanUserBreakpoint.py ? Something that is clear we're testing the interaction of automatic internal stepping plans and breakpoints the user puts in.
Is it worth checking that an unconditional user breakpoint is also reported?
Renamed the test, added more tests for unconditional (enabled/disabled) breakpoints and breakpoints with callbacks
Dec 19 2022
Dec 19 2022
Dec 8 2022
Dec 8 2022
Ping
Nov 21 2022
Nov 21 2022
Ping) Any thoughts, questions?
Nov 17 2022
Nov 17 2022
Remove tls-related changes
Add link to dicourse thread
Nov 9 2022
Nov 9 2022
Herald added a project to D112201: [CortexA55][SchedModels] Complete Cortex-A55 scheduler model: Restricted Project.
ping
Sep 14 2022
Sep 14 2022
In D130062#3789671, @aprantl wrote:Out of curiosity — did you get an email notification from the bot?
[lldb][DWARF5] Enable macro evaluation
Sep 14 2022, 1:33 AM · Restricted Project
Sep 7 2022
Sep 7 2022
Ping
Sep 5 2022
Sep 5 2022
In D132490#3748233, @fhahn wrote:In D132490#3748231, @kpdev42 wrote:In D132490#3746679, @fhahn wrote:Thanks for the update. As I mentioned in the previous message, I think it would be good to just land the test in this patch and I'll submit the code change separately. The test looks good to me.
Thank you fer the review.
Lets keep buildbot green. Please land both fix and test case on your ownThanks, the idea would be to commit the test first with the checks so it passes without the fix. The fix then only shows the improvements on the test case, so the bots would stay green at all time.
Aug 25 2022
Aug 25 2022
kpdev42 updated the summary of D132490: [LoopVectorize] Emit runtime checks correctly for nested loops.
In D132490#3746679, @fhahn wrote:Thanks for the update. As I mentioned in the previous message, I think it would be good to just land the test in this patch and I'll submit the code change separately. The test looks good to me.
Aug 24 2022
Aug 24 2022
kpdev42 updated the diff for D132490: [LoopVectorize] Emit runtime checks correctly for nested loops.
Aug 23 2022
Aug 23 2022
kpdev42 updated the diff for D132490: [LoopVectorize] Emit runtime checks correctly for nested loops.
Remove unrelated changes
kpdev42 requested review of D132490: [LoopVectorize] Emit runtime checks correctly for nested loops.
Aug 16 2022
Aug 16 2022
kpdev42 committed rGff9efe240c47: [LLDB][JIT] Set processor for ARM architecture (authored by kpdev42).
[LLDB][JIT] Set processor for ARM architecture
Aug 16 2022, 11:15 PM · Restricted Project
Aug 12 2022
Aug 12 2022
Aug 10 2022
Aug 10 2022
kpdev42 committed rGf63e2cfb7f52: [LLDB] Add basic floating point ops to IR interpreter (authored by kpdev42).
[LLDB] Add basic floating point ops to IR interpreter
Aug 10 2022, 6:36 AM · Restricted Project
Address review notes
Aug 5 2022
Aug 5 2022
Update test case so it compares JIT’ed and interpreted FP division results and also check operations on float type. Patch doesn’t implement long double, because IR interpreter currently doesn’t support instruction argument size of more than 64 bit which includes both fp128 and int128. This deserves a separate patch, I think
Jul 26 2022
Jul 26 2022
Jul 19 2022
Jul 19 2022
Jun 26 2022
Jun 26 2022
Address review notes
May 27 2022
May 27 2022
kpdev42 updated the diff for D116088: [compiler-rt] Implement ARM atomic operations for architectures without SMP support.
Well, after some investigation it turned out that:
- ARMv5 has DMB instruction in the form of mcr p15, #0, <Rd>, c7, c10, #5
- There is SWP instruction (deprecated on ARMv6), which does atomic exchange of 32-bit values
I've reimplemented sync ops using these primitves, PTAL
Theoretically this should work on ARMv6 and higher, though I didn't check this
May 25 2022
May 25 2022
May 24 2022
May 24 2022
kpdev42 added a comment to D116088: [compiler-rt] Implement ARM atomic operations for architectures without SMP support.
At the moment, in case of compiler-rt, __sync_add_and_fetch boils down to
__sync_add_and_fetch_N, where N is the size of data being fetched (4 for int).
The implementation of __sync_fetch_and_add_N does approximately the following:
May 18 2022
May 18 2022
kpdev42 added a comment to D116088: [compiler-rt] Implement ARM atomic operations for architectures without SMP support.
In D116088#3393350, @efriedma wrote:D120026 is merged now, which addresses the issue of the compiler generating __sync calls where it isn't supposed to.
Does anyone want to continue discussing what changes to compiler-rt would be appropriate? I didn't mean to completely shut down discussion with my comment.
Apr 15 2022
Apr 15 2022
kpdev42 committed rGa5b7ea0783f7: [llvm-objdump] Implemented PrintBranchImmAsAddress for MIPS (authored by kpdev42).
[llvm-objdump] Implemented PrintBranchImmAsAddress for MIPS
Updated lld tests. Please note I have used the mask instead of annotated offsets. I did not use the mask where the offset value is important (relocs, etc.)
Apr 14 2022
Apr 14 2022
- Updated jal and jalx instructions
- Fixed lld tests
- Rebased
Mar 29 2022
Mar 29 2022
kpdev42 committed rLNTcbee5139ca43: [LNT] Fixed incorrect orders behavior in case of miss formatted… (authored by kpdev42).
[LNT] Fixed incorrect orders behavior in case of miss formatted…
Mar 29 2022, 12:49 PM · Restricted Project
kpdev42 updated the diff for D109577: [LNT] Fixed incorrect orders behavior in case of miss formatted llvm_project_revision.
Add hashlib
Mar 23 2022
Mar 23 2022
kpdev42 added a comment to D109577: [LNT] Fixed incorrect orders behavior in case of miss formatted llvm_project_revision.
In D109577#3355478, @cmatthews wrote:Actually, I just realized this has a serious bug. The hash function in python is salted, so results are different between process restarts.
https://docs.python.org/3/reference/datamodel.html#object.__hash__
Can you use a different hash function?
Mar 2 2022
Mar 2 2022
kpdev42 committed rLNT3f6e19818b68: [LNT] Combine perf data metrics from several files (authored by kpdev42).
[LNT] Combine perf data metrics from several files
Mar 2 2022, 3:26 PM · Restricted Project
kpdev42 committed rLNT44cd77705dc0: [LNT] Removed `0x` checking for offsets in profile assembly (authored by kpdev42).
[LNT] Removed `0x` checking for offsets in profile assembly
Mar 2 2022, 3:26 PM · Restricted Project
Herald added a project to D120539: [LNT] Removed `0x` checking for offsets in profile assembly: Restricted Project.
Ping
Feb 24 2022
Feb 24 2022
Feb 21 2022
Feb 21 2022
An update for Cortex-A55 model. It contains ASIMD fp, misc, crypto and crc instructions.
Feb 17 2022
Feb 17 2022
kpdev42 committed rG37fa99eda0f5: [SchedModels][CortexA55] Add ASIMD integer instructions (authored by kpdev42).
[SchedModels][CortexA55] Add ASIMD integer instructions
kpdev42 committed rGf3809b20f2d9: [AArch64][SchedModels] Handle virtual registers in FP/NEON predicates (authored by kpdev42).
[AArch64][SchedModels] Handle virtual registers in FP/NEON predicates
Feb 17 2022, 2:43 AM · Restricted Project
Feb 17 2022, 2:43 AM · Restricted Project
Feb 16 2022
Feb 16 2022
kpdev42 committed rGf165c23bf359: [NFC][compiler-rt] Format file lib/builtins/arm/sync-ops.h (authored by kpdev42).
[NFC][compiler-rt] Format file lib/builtins/arm/sync-ops.h
kpdev42 committed rG910a642c0a5b: [compiler-rt] Implement ARM atomic operations for architectures without SMP… (authored by kpdev42).
[compiler-rt] Implement ARM atomic operations for architectures without SMP…
Feb 11 2022
Feb 11 2022
Addressed review comments
Feb 11 2022, 7:22 AM · Restricted Project
kpdev42 updated the diff for D114642: [AArch64][SchedModels] Handle virtual registers in FP/NEON predicates.
Is it possible to a better example? COPY instructions (especially no-op copys like these) are often expected to be removed by reg-alloc and any scheduling info you give them is likely misleading.”
Feb 11 2022, 6:24 AM · Restricted Project
@cmatthews Hi, could you please review latest changes?
Feb 7 2022
Feb 7 2022
Addressed review comments
Feb 7 2022, 10:37 PM · Restricted Project
Feb 7 2022, 10:36 PM · Restricted Project
Feb 3 2022
Feb 3 2022
NFC, fixed typo
Jan 27 2022
Jan 27 2022
kpdev42 committed rLNT9846672b95f4: [LNT] Fix the graph page to show multiple metrics for the same test (authored by kpdev42).
[LNT] Fix the graph page to show multiple metrics for the same test
Jan 27 2022, 4:23 AM · Restricted Project
Jan 25 2022
Jan 25 2022
kpdev42 requested review of D118170: [LNT] Fix the graph page to show multiple metrics for the same test.
Jan 25 2022, 11:25 AM · Restricted Project
Jan 20 2022
Jan 20 2022
kpdev42 added a comment to D116088: [compiler-rt] Implement ARM atomic operations for architectures without SMP support.
In D116088#3254400, @joerg wrote:Correct me if I'm wrong, but I don't think this stubs are async signal safe nor will they work for preemptive multitasking systems?
kpdev42 added a comment to D114642: [AArch64][SchedModels] Handle virtual registers in FP/NEON predicates.
Ping
Jan 20 2022, 5:43 AM · Restricted Project
Jan 19 2022
Jan 19 2022
[LNT] Fix profile assigning to tests
Jan 19 2022, 2:44 AM · Restricted Project
Jan 18 2022
Jan 18 2022
Address review commentaries. Thank you
Jan 18 2022, 11:18 PM · Restricted Project
Jan 12 2022
Jan 12 2022
kpdev42 added a comment to D116088: [compiler-rt] Implement ARM atomic operations for architectures without SMP support.
Ping
Ping
Jan 11 2022
Jan 11 2022
kpdev42 committed rLNTe4ede111df1f: [LNT] Fixed the time extraction from MMAP and MMAP2 events using the Layout (authored by kpdev42).
[LNT] Fixed the time extraction from MMAP and MMAP2 events using the Layout
kpdev42 closed D117008: [LNT] Fixed the time extraction from MMAP and MMAP2 events using the Layout.
Jan 11 2022, 8:48 AM · Restricted Project
Jan 11 2022, 8:48 AM · Restricted Project
[LNT] NFC. Improvements to cPerf
Ping
Jan 11 2022, 4:00 AM · Restricted Project
kpdev42 requested review of D117008: [LNT] Fixed the time extraction from MMAP and MMAP2 events using the Layout.
Jan 11 2022, 3:55 AM · Restricted Project
Jan 11 2022, 3:52 AM · Restricted Project
Jan 11 2022, 3:04 AM · Restricted Project
kpdev42 updated the diff for D114642: [AArch64][SchedModels] Handle virtual registers in FP/NEON predicates.
Strip unneeded code and fix compilation issues
Jan 11 2022, 2:44 AM · Restricted Project