Page MenuHomePhabricator
ChangePath
Modifiedllvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp
Modifiedllvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp
Modifiedllvm/lib/CodeGen/AsmPrinter/DbgEntityHistoryCalculator.cpp
Modifiedllvm/lib/CodeGen/AsmPrinter/DwarfDebug.cpp
Modifiedllvm/lib/CodeGen/BranchFolding.cpp
Modifiedllvm/lib/CodeGen/BreakFalseDeps.cpp
Modifiedllvm/lib/CodeGen/CalcSpillWeights.cpp
Modifiedllvm/lib/CodeGen/CriticalAntiDepBreaker.cpp
Modifiedllvm/lib/CodeGen/DeadMachineInstructionElim.cpp
Modifiedllvm/lib/CodeGen/DetectDeadLanes.cpp
Modifiedllvm/lib/CodeGen/EarlyIfConversion.cpp
Modifiedllvm/lib/CodeGen/ExpandPostRAPseudos.cpp
Modifiedllvm/lib/CodeGen/GlobalISel/CSEInfo.cpp
Modifiedllvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp
Modifiedllvm/lib/CodeGen/GlobalISel/InstructionSelect.cpp
Modifiedllvm/lib/CodeGen/GlobalISel/Localizer.cpp
Modifiedllvm/lib/CodeGen/GlobalISel/Utils.cpp
Modifiedllvm/lib/CodeGen/IfConversion.cpp
Modifiedllvm/lib/CodeGen/ImplicitNullChecks.cpp
Modifiedllvm/lib/CodeGen/InlineSpiller.cpp
Modifiedllvm/lib/CodeGen/LiveDebugValues.cpp
Modifiedllvm/lib/CodeGen/LiveDebugVariables.cpp
Modifiedllvm/lib/CodeGen/LiveIntervals.cpp
Modifiedllvm/lib/CodeGen/LivePhysRegs.cpp
Modifiedllvm/lib/CodeGen/LiveRangeEdit.cpp
Modifiedllvm/lib/CodeGen/LiveRangeShrink.cpp
Modifiedllvm/lib/CodeGen/LiveRegMatrix.cpp
Modifiedllvm/lib/CodeGen/LiveRegUnits.cpp
Modifiedllvm/lib/CodeGen/LiveVariables.cpp
Modifiedllvm/lib/CodeGen/MIRCanonicalizerPass.cpp
Modifiedllvm/lib/CodeGen/MachineBasicBlock.cpp
Modifiedllvm/lib/CodeGen/MachineCSE.cpp
Modifiedllvm/lib/CodeGen/MachineCopyPropagation.cpp
Modifiedllvm/lib/CodeGen/MachineInstrBundle.cpp
Modifiedllvm/lib/CodeGen/MachineLICM.cpp
Modifiedllvm/lib/CodeGen/MachineOperand.cpp
Modifiedllvm/lib/CodeGen/MachinePipeliner.cpp
Modifiedllvm/lib/CodeGen/MachineSSAUpdater.cpp
Modifiedllvm/lib/CodeGen/MachineScheduler.cpp
Modifiedllvm/lib/CodeGen/MachineSink.cpp
Modifiedllvm/lib/CodeGen/MachineTraceMetrics.cpp
Modifiedllvm/lib/CodeGen/MachineVerifier.cpp
Modifiedllvm/lib/CodeGen/OptimizePHIs.cpp
Modifiedllvm/lib/CodeGen/PHIElimination.cpp
Modifiedllvm/lib/CodeGen/PeepholeOptimizer.cpp
Modifiedllvm/lib/CodeGen/ProcessImplicitDefs.cpp
Modifiedllvm/lib/CodeGen/RegAllocFast.cpp
Modifiedllvm/lib/CodeGen/RegAllocGreedy.cpp
Modifiedllvm/lib/CodeGen/RegisterCoalescer.cpp
Modifiedllvm/lib/CodeGen/RegisterPressure.cpp
Modifiedllvm/lib/CodeGen/RegisterScavenging.cpp
Modifiedllvm/lib/CodeGen/RenameIndependentSubregs.cpp
Modifiedllvm/lib/CodeGen/ScheduleDAGInstrs.cpp
Modifiedllvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp
Modifiedllvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp
Modifiedllvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp
Modifiedllvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
Modifiedllvm/lib/CodeGen/ShrinkWrap.cpp
Modifiedllvm/lib/CodeGen/SplitKit.cpp
Modifiedllvm/lib/CodeGen/StackMaps.cpp
Modifiedllvm/lib/CodeGen/TailDuplicator.cpp
Modifiedllvm/lib/CodeGen/TargetInstrInfo.cpp
Modifiedllvm/lib/CodeGen/TargetSchedule.cpp
Modifiedllvm/lib/CodeGen/TwoAddressInstructionPass.cpp
Modifiedllvm/lib/CodeGen/UnreachableBlockElim.cpp
Modifiedllvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp
Modifiedllvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp
Modifiedllvm/lib/Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp
Modifiedllvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp
Modifiedllvm/lib/Target/AMDGPU/AMDILCFGStructurizer.cpp
Modifiedllvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp
Modifiedllvm/lib/Target/AMDGPU/GCNNSAReassign.cpp
Modifiedllvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp
Modifiedllvm/lib/Target/AMDGPU/GCNRegPressure.cpp
Modifiedllvm/lib/Target/AMDGPU/R600ControlFlowFinalizer.cpp
Modifiedllvm/lib/Target/AMDGPU/R600ExpandSpecialInstrs.cpp
Modifiedllvm/lib/Target/AMDGPU/R600ISelLowering.cpp
Modifiedllvm/lib/Target/AMDGPU/R600InstrInfo.cpp
Modifiedllvm/lib/Target/AMDGPU/R600MachineScheduler.cpp
Modifiedllvm/lib/Target/AMDGPU/R600OptimizeVectorRegisters.cpp
Modifiedllvm/lib/Target/AMDGPU/R600Packetizer.cpp
Modifiedllvm/lib/Target/AMDGPU/SIAddIMGInit.cpp
Modifiedllvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp
Modifiedllvm/lib/Target/AMDGPU/SIFoldOperands.cpp
Modifiedllvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp
Modifiedllvm/lib/Target/AMDGPU/SIFrameLowering.cpp
Modifiedllvm/lib/Target/AMDGPU/SIISelLowering.cpp
Modifiedllvm/lib/Target/AMDGPU/SIInstrInfo.cpp
Modifiedllvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp
Modifiedllvm/lib/Target/AMDGPU/SILowerControlFlow.cpp
Modifiedllvm/lib/Target/AMDGPU/SILowerI1Copies.cpp
Modifiedllvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp
Modifiedllvm/lib/Target/AMDGPU/SIOptimizeExecMasking.cpp
Modifiedllvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp
Modifiedllvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp
Modifiedllvm/lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp
Modifiedllvm/lib/Target/AMDGPU/SIRegisterInfo.cpp
Modifiedllvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp
Modifiedllvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp
Modifiedllvm/lib/Target/ARC/ARCISelLowering.cpp